Low-Power Write-Circuit with Status-Detection for STT-MRAM

被引：5

作者：

Shin, Kwang-Seob ^{[1
]}

Im, Saemin ^{[1
]}

Park, Sang-Gyu ^{[1
]}

机构：

[1] Hanyang Univ, Dept Elect & Comp Engn, 222 Wangsimni Ro, Seoul 133791, South Korea

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2016年 / 16卷 / 01期

关键词：

STT-MRAM; write-operation; reference cell; power saving;

D O I：

10.5573/JSTS.2016.16.1.023

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report a STT-MRAM write-scheme, in which the length of the write-pulse is determined dynamically by sensing the status of MTJ cells. The proposed scheme can reduce the power consumption by eliminating unnecessary writing current after the switching has occurred. We also propose a reference cell design, which is optimized for the use in write-circuits. The performance of the proposed circuit was verified by SPICE level simulations of the circuit implemented in a 0.13 mu m CMOS process.

引用

页码：23 / 30

页数：8

共 50 条

[21] An STT-MRAM Based in Memory Architecture for Low Power Integral Computing
Zhao, Yinglin
Ouyang, Peng
Kang, Wang
Yin, Shouyi
Zhang, Youguang
Wei, Shaojun
Zhao, Weisheng
IEEE TRANSACTIONS ON COMPUTERS, 2019, 68 (04) : 617 - 623
[22] Low-power cache memory with state-of-the-art STT-MRAM for high-performance processors
Takeda, Susumu
Noguchi, Hiroki
Nomura, Kumiko
Fujita, Shinobu
Miwa, Shinobu
Arima, Eishi
Nakada, Takashi
Nakamura, Hiroshi
2015 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2015, : 153 - 154
[23] Read Disturb Fault Detection in STT-MRAM
Bishnoi, Rajendra
Ebrahimi, Mojtaba
Oboril, Fabian
Tahoori, Mehdi B.
2014 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2014,
[24] Reliability-Improved Read Circuit and Self-Terminating Write Circuit for STT-MRAM in 16 nm FinFET
Xue, Chang
Zhang, Yihan
Chen, Peiyu
Zhu, Mingwei
Wu, Tianqiao
Wu, Meng
He, Yandong
Ye, Le
2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 595 - 599
[25] Write energy optimization for STT-MRAM cache with data pattern characterization
Xu, Bi
Zhang, Xiaolong
Cheng, Yuanqing
Wang, Zhaohao
Liu, Dijun
Zhang, Youguang
Zhao, Weisheng
2018 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2018, : 333 - 338
[26] Mitigatting Read & Write Errors in STT-MRAM Memories under DVS
Vatajelu, Elena Ioana
Rodriguez-Montanes, Rosa
Renovell, Michel
Figueras, Joan
2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,
[27] Techniques to Improve Write and Retention Reliability of STT-MRAM Memory Subsystem
Sethuraman, Saravanan
Tavva, Venkata Kalyan
Srinivas, M. B.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 2901 - 2914
[28] STT-MRAM Read-circuit with Improved Offset Cancellation
Lee, Dong-Gi
Park, Sang-Gyu
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2017, 17 (03) : 347 - 353
[29] A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM)
Kim, Jisu
Ryu, Kyungho
Kang, Seung H.
Jung, Seong-Ook
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (01) : 181 - 186
[30] Improving Reliability, Performance, and Energy Efficiency of STT-MRAM with Dynamic Write Latency
Ahari, Ali
Ebrahimi, Mojtaba
Oboril, Fabian
Tahoori, Mehdi
2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2015, : 109 - 116

← 1 2 3 4 5 →