Low-Power Write-Circuit with Status-Detection for STT-MRAM

被引：5

作者：

Shin, Kwang-Seob ^{[1
]}

Im, Saemin ^{[1
]}

Park, Sang-Gyu ^{[1
]}

机构：

[1] Hanyang Univ, Dept Elect & Comp Engn, 222 Wangsimni Ro, Seoul 133791, South Korea

来源：

JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | 2016年 / 16卷 / 01期

关键词：

STT-MRAM; write-operation; reference cell; power saving;

D O I：

10.5573/JSTS.2016.16.1.023

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

We report a STT-MRAM write-scheme, in which the length of the write-pulse is determined dynamically by sensing the status of MTJ cells. The proposed scheme can reduce the power consumption by eliminating unnecessary writing current after the switching has occurred. We also propose a reference cell design, which is optimized for the use in write-circuits. The performance of the proposed circuit was verified by SPICE level simulations of the circuit implemented in a 0.13 mu m CMOS process.

引用

页码：23 / 30

页数：8

共 50 条

[31] Energy-Efficient Write Circuit in STT-MRAM Based Look-Up Table (LUT) Using Comparison Write Scheme
Lee, Seungjin
Yim, Taegun
Lee, Choongkeun
Cho, Kyungseon
Yoon, Hongil
PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 288 - 289
[32] Proactive Dead Block Eviction for Reducing Write Latency in STT-MRAM Caches
Chen, Yuze
Hong, Seokin
2021 INTERNATIONAL CONFERENCE ON ELECTRONICS, INFORMATION, AND COMMUNICATION (ICEIC), 2021,
[33] Power-Aware Voltage Tuning for STT-MRAM Reliability
Vatajelu, Elena I.
Rodriguez-Montanes, R.
Di Carlo, S.
Indaco, M.
Renovell, M.
Prinetto, P.
Figueras, J.
2015 20TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2015,
[34] Device/Circuit/Architecture Co-Design of Reliable STT-MRAM
Pajouhi, Zoha
Fong, Xuanyao
Roy, Kaushik
2015 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), 2015, : 1437 - 1442
[35] Stability and Variability Emphasized STT-MRAM Sensing Circuit With Performance Enhancement
Han, Menglin
Cai, Hao
Yang, Jun
Naviner, Lirida
Wang, You
Zhao, Weisheng
2018 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2018), 2018, : 386 - 389
[36] AWARE (Asymmetric Write Architecture with REdundant blocks): A High Write Speed STT-MRAM Cache Architecture
Kwon, Kon-Woo
Choday, Sri Harsha
Kim, Yusung
Roy, Kaushik
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (04) : 712 - 720
[37] Impact of Process Variability on Write Error Rate and Read Disturbance in STT-MRAM Devices
Song, Jeehwan
Dixit, Hemant
Behin-Aein, Behtash
Kim, Chris H.
Taylor, William
IEEE TRANSACTIONS ON MAGNETICS, 2020, 56 (12)
[38] A low-cost built-in error correction circuit design for STT-MRAM reliability improvement
Kang, Wang
Zhao, WeiSheng
Wang, Zhaohao
Zhang, Yue
Klein, Jacques-Olivier
Zhang, Youguang
Chappert, Claude
Ravelosona, Dafine
MICROELECTRONICS RELIABILITY, 2013, 53 (9-11) : 1224 - 1229
[39] An Euler-Lagrange Equation Oriented Solution for Write Energy Minimization of STT-MRAM
Chen, Bing
Gao, Shifan
Qu, Yiming
Xu, Nuo
Zhao, Yi
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (08) : 3686 - 3689
[40] STT-MRAM memories for loT applications: challenges and opportunities at circuit level and above
Alioto, Massimo
2017 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2017,

← 1 2 3 4 5 →