共 50 条
- [41] Optimization of resist shrink techniques forContact hole and metal trench ArF lithography at the 90nm technology node ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 238 - 244
- [42] 90nm node RF CMOS technology with latch-up immunity on high-resistivity substrate 2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 65 - +
- [43] Simulation of surface engineering for ultra shallow junction formation of PMOS for the 90nm CMOS technology node and beyond 2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 155 - 158
- [44] 50nm gate length logic technology with 9-layer Cu interconnects for 90nm node SoC applications INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 69 - 72
- [45] Inspection capability of chromeless phase-shift masks for the 90nm node 22ND ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2002, 4889 : 1018 - 1022
- [46] Technology exploration for adaptive power and frequency scaling in 90nm CMOS ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 14 - 19
- [47] Long term performance of the DUV optical metrology tool for the 90nm node 18TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS, 2002, 4764 : 151 - 160
- [48] A triple gate oxide logic process for 90nm manufacturing technology 2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 719 - 722
- [49] Highly reliable interconnect technology featuring 90nm DRAM integration PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 247 - 249
- [50] Power analysis of Flash-ADC in 90nm CMOS Technology 2018 INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY, ELECTRONICS, AND COMPUTING SYSTEMS (SEEMS), 2018,