Photo,ask quality assessment solution of 90nm technology node

被引:1
|
作者
Ohira, K [1 ]
Chung, DHP [1 ]
Yoshioka, N [1 ]
Tateno, M [1 ]
Matsumura, KI [1 ]
Chen, JH [1 ]
Luk-Pat, G [1 ]
Fukui, H [1 ]
Tanaka, Y [1 ]
机构
[1] Semicond Leading Edge Technol Inc, Tsukuba, Ibaraki 3058569, Japan
关键词
photomask; reticle; aerial image simulation; attenuated PSM; KrF; ArF; 90 nm technology node; resolution enhancement technology; mask quality assurance; defect inspection;
D O I
10.1117/12.557734
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As 90nm LSI devices are about to enter pre-production, the cost and turn-around time of photomasks for such devices will be key factors for success in device production. Such devices will be manufactured with state-of-the-art 193nm photolithography systems. Photomasks for these devices are being produced with the most advanced equipment, material and processing technologies and yet, quality assurance still remains an issue for volume production. These issues include defect classification and disposition due to the insufficient resolution of the defect inspection system at conventional review and classification processes and to aggressive RETs, uncertainty of the impact the defects have on the printed feature as well as inconsistencies of classical defect specifications as applied in the sub-wavelength era are becoming a serious problem. Simulation-based photomask qualification using the Virtual Stepper System is widely accepted today as a reliable mask quality assessment tool of mask defects for both the 180 nm and 130 nm technology nodes. This study examines the extendibility of the Virtual Stepper System to 90nm technology node. The proposed method of simulation-based mask qualification uses aerial image defect simulation in combination with a next generation DUV inspection system with shorter wavelength (266nm) and small pixel size combined with DUV high-resolution microscope for some defect cases. This paper will present experimental results that prove the applicability for enabling 90nm technology nodes. Both contact and line/space patterns with varies programmed defects on ArF Attenuated PSM will be used. This paper will also address how to make the strategy production-worthy.
引用
收藏
页码:364 / 374
页数:11
相关论文
共 50 条
  • [41] Optimization of resist shrink techniques forContact hole and metal trench ArF lithography at the 90nm technology node
    Wallace, C
    Schacht, J
    Huang, IH
    Hsu, RH
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 238 - 244
  • [42] 90nm node RF CMOS technology with latch-up immunity on high-resistivity substrate
    Momo, N.
    Higashi, Y.
    Oda, M.
    Matsuzawa, K.
    Kokubun, K.
    Ohguro, T.
    Momose, H. S.
    Toyoshima, Y.
    2009 EUROPEAN MICROWAVE INTEGRATED CIRCUITS CONFERENCE (EUMIC 2009), 2009, : 65 - +
  • [43] Simulation of surface engineering for ultra shallow junction formation of PMOS for the 90nm CMOS technology node and beyond
    Bonnouvrier, J
    Lenoble, D
    Robilliart, E
    Schwartzmann, T
    Jaouen, H
    2003 IEEE INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 2003, : 155 - 158
  • [44] 50nm gate length logic technology with 9-layer Cu interconnects for 90nm node SoC applications
    Kim, YW
    Oh, CB
    Ko, YG
    Lee, KT
    Ahn, JH
    Park, TS
    Kang, HS
    Lee, DH
    Jung, MK
    Yu, HJ
    Jung, KS
    Liu, SH
    Oh, BJ
    Kim, KS
    Lee, NI
    Park, MH
    Bae, GJ
    Lee, SG
    Song, WS
    Wee, YG
    Jeon, CH
    Suh, KP
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 69 - 72
  • [45] Inspection capability of chromeless phase-shift masks for the 90nm node
    Taylor, D
    22ND ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2002, 4889 : 1018 - 1022
  • [46] Technology exploration for adaptive power and frequency scaling in 90nm CMOS
    Meijer, M
    Pessolano, F
    de Gyvez, JP
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 14 - 19
  • [47] Long term performance of the DUV optical metrology tool for the 90nm node
    Chacon, L
    Doe, N
    Eandi, R
    Cin, PS
    18TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS, 2002, 4764 : 151 - 160
  • [48] A triple gate oxide logic process for 90nm manufacturing technology
    Chen, C
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 719 - 722
  • [49] Highly reliable interconnect technology featuring 90nm DRAM integration
    Chung, UI
    Choi, S
    Choi, GH
    PROCEEDINGS OF THE IEEE 2002 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2002, : 247 - 249
  • [50] Power analysis of Flash-ADC in 90nm CMOS Technology
    Khatak, Anil
    Kumar, Manoj
    Dhull, Sanjeev
    2018 INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY, ELECTRONICS, AND COMPUTING SYSTEMS (SEEMS), 2018,