Photo,ask quality assessment solution of 90nm technology node

被引:1
|
作者
Ohira, K [1 ]
Chung, DHP [1 ]
Yoshioka, N [1 ]
Tateno, M [1 ]
Matsumura, KI [1 ]
Chen, JH [1 ]
Luk-Pat, G [1 ]
Fukui, H [1 ]
Tanaka, Y [1 ]
机构
[1] Semicond Leading Edge Technol Inc, Tsukuba, Ibaraki 3058569, Japan
来源
PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI | 2004年 / 5446卷
关键词
photomask; reticle; aerial image simulation; attenuated PSM; KrF; ArF; 90 nm technology node; resolution enhancement technology; mask quality assurance; defect inspection;
D O I
10.1117/12.557734
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As 90nm LSI devices are about to enter pre-production, the cost and turn-around time of photomasks for such devices will be key factors for success in device production. Such devices will be manufactured with state-of-the-art 193nm photolithography systems. Photomasks for these devices are being produced with the most advanced equipment, material and processing technologies and yet, quality assurance still remains an issue for volume production. These issues include defect classification and disposition due to the insufficient resolution of the defect inspection system at conventional review and classification processes and to aggressive RETs, uncertainty of the impact the defects have on the printed feature as well as inconsistencies of classical defect specifications as applied in the sub-wavelength era are becoming a serious problem. Simulation-based photomask qualification using the Virtual Stepper System is widely accepted today as a reliable mask quality assessment tool of mask defects for both the 180 nm and 130 nm technology nodes. This study examines the extendibility of the Virtual Stepper System to 90nm technology node. The proposed method of simulation-based mask qualification uses aerial image defect simulation in combination with a next generation DUV inspection system with shorter wavelength (266nm) and small pixel size combined with DUV high-resolution microscope for some defect cases. This paper will present experimental results that prove the applicability for enabling 90nm technology nodes. Both contact and line/space patterns with varies programmed defects on ArF Attenuated PSM will be used. This paper will also address how to make the strategy production-worthy.
引用
收藏
页码:364 / 374
页数:11
相关论文
共 50 条
  • [21] ArF issues of 90nm node DRAM device integration
    Goo, DH
    Kim, BS
    Park, JS
    Yoon, KS
    Lee, JH
    Cho, HK
    Han, WS
    Moon, JT
    OPTICAL MICROLITHOGRAPHY XVI, PTS 1-3, 2003, 5040 : 1296 - 1303
  • [22] Contact lithography defect reduction and monitoring for the 90nm node
    Moreau, O
    Bos-Lorenzo, S
    Weisbuch, F
    Mortini, N
    Monget, C
    2003 IEEE INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, CONFERENCE PROCEEDINGS, 2003, : 126 - 129
  • [23] Film characterization of Cu diffusion barrier dielectrics for 90nm and 65nm technology node Cu interconnects
    Goto, K
    Yuasa, H
    Andatsu, A
    Matsuura, M
    PROCEEDINGS OF THE IEEE 2003 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2003, : 6 - 8
  • [24] A Floating Body Cell (FBC) fully compatible with 90nm CMOS Technology Node for Embedded Applications
    Hamamoto, Takeshi
    Minami, Yoshihiro
    Shino, Tomoaki
    Sakamoto, Atsushi
    Higashi, Tomoki
    Kusunoki, Naoki
    Fujita, Katsuyuki
    Hatsuda, Kosuke
    Ohsawa, Takashi
    Aoki, Nobutoshi
    Tanimoto, Hiroyoshi
    Morikado, Mutsuo
    Nakajima, Hiroomi
    Inoh, Kazumi
    Nitayama, Akihiro
    2006 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2006, : 30 - +
  • [25] Specifications and methodologies for benchmarking of advanced CD-SEMs at the 90nm CMOS technology node and beyond
    Bunday, BD
    Bishop, M
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XVII, PTS 1 AND 2, 2003, 5038 : 1038 - 1052
  • [26] Defect printability and inspectability of halftone masks for the 90nm and 70nm node
    Eggers, K
    Gutjahr, K
    Peikert, M
    Rutzinger, D
    Ludwig, R
    Kaiser, M
    Dürr, A
    Heumann, J
    EMLC 2005: 21st European Mask and Lithography Conference, 2005, 5835 : 273 - 281
  • [27] An embedded silicon nanocrystal nonvolatile memory for the 90nm technology node operating at 6V
    Muralidhar, R
    Steimle, RF
    Sadd, M
    Rao, R
    Swift, CT
    Prinz, EJ
    Yater, J
    Grieve, L
    Harber, K
    Hradsky, B
    Straub, S
    Acred, B
    Paulson, W
    Chen, W
    Parker, L
    Anderson, SGH
    Rossow, M
    Merchant, T
    Paransky, M
    Huynh, T
    Hadad, D
    Chang, KM
    White, BE
    2004 INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, 2004, : 31 - 35
  • [28] Low Power Dynamic Comparator design in 90nm technology
    Aneesh, K.
    Divya, P. S.
    Manoj, G.
    Vijila, M.
    PRZEGLAD ELEKTROTECHNICZNY, 2023, 99 (08): : 161 - 164
  • [29] High Volume Scan FA for Yield Enhancement at the 90nm Node
    Ross, Ryan
    Garteiz, Gil
    ISTFA 2010: CONFERENCE PROCEEDINGS FROM THE 36TH INTERNATIONAL SYMPOSIUM FOR TESTING AND FAILURE ANALYSIS, 2010, : 330 - 331
  • [30] Multimodal analysis of stress induced degradation of 90nm node interconnects
    Federspiel, X.
    Gregoire, M.
    2006 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 44TH ANNUAL, 2006, : 681 - +