Photo,ask quality assessment solution of 90nm technology node

被引:1
|
作者
Ohira, K [1 ]
Chung, DHP [1 ]
Yoshioka, N [1 ]
Tateno, M [1 ]
Matsumura, KI [1 ]
Chen, JH [1 ]
Luk-Pat, G [1 ]
Fukui, H [1 ]
Tanaka, Y [1 ]
机构
[1] Semicond Leading Edge Technol Inc, Tsukuba, Ibaraki 3058569, Japan
来源
PHOTOMASK AND NEXT GENERATION LITHOGRAPHY MASK TECHNOLOGY XI | 2004年 / 5446卷
关键词
photomask; reticle; aerial image simulation; attenuated PSM; KrF; ArF; 90 nm technology node; resolution enhancement technology; mask quality assurance; defect inspection;
D O I
10.1117/12.557734
中图分类号
O43 [光学];
学科分类号
070207 ; 0803 ;
摘要
As 90nm LSI devices are about to enter pre-production, the cost and turn-around time of photomasks for such devices will be key factors for success in device production. Such devices will be manufactured with state-of-the-art 193nm photolithography systems. Photomasks for these devices are being produced with the most advanced equipment, material and processing technologies and yet, quality assurance still remains an issue for volume production. These issues include defect classification and disposition due to the insufficient resolution of the defect inspection system at conventional review and classification processes and to aggressive RETs, uncertainty of the impact the defects have on the printed feature as well as inconsistencies of classical defect specifications as applied in the sub-wavelength era are becoming a serious problem. Simulation-based photomask qualification using the Virtual Stepper System is widely accepted today as a reliable mask quality assessment tool of mask defects for both the 180 nm and 130 nm technology nodes. This study examines the extendibility of the Virtual Stepper System to 90nm technology node. The proposed method of simulation-based mask qualification uses aerial image defect simulation in combination with a next generation DUV inspection system with shorter wavelength (266nm) and small pixel size combined with DUV high-resolution microscope for some defect cases. This paper will present experimental results that prove the applicability for enabling 90nm technology nodes. Both contact and line/space patterns with varies programmed defects on ArF Attenuated PSM will be used. This paper will also address how to make the strategy production-worthy.
引用
收藏
页码:364 / 374
页数:11
相关论文
共 50 条
  • [31] DUV inspection capability for 90nm node mask in ArF lithography
    Ohira, K
    Kim, BG
    Tanaka, K
    Yoshioka, N
    Tateno, M
    Takayama, N
    Murakami, S
    Hatta, K
    Akima, S
    Matsuo, F
    Otaki, M
    23RD ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2003, 5256 : 1181 - 1190
  • [32] Critical dimension control in 90nm - 65mn node
    Terashita, Y
    Shizukuishi, M
    Shite, H
    Kyoda, H
    Oshima, K
    Yoshihara, K
    ADVANCES IN RESIST TECHNOLOGY AND PROCESSING XXI, PTS 1 AND 2, 2004, 5376 : 1264 - 1273
  • [33] Design of a Low Power PLL in 90nm CMOS Technology
    Patil, Prashant Thane
    Ingale, Vaishali
    2019 IEEE 5TH INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2019,
  • [34] A 60 GHz power amplifier in 90nm CMOS technology
    Heydari, Babak
    Bohsali, Mounir
    Adabi, Ehsan
    Niknejad, Ali M.
    PROCEEDINGS OF THE IEEE 2007 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2007, : 769 - 772
  • [35] Substrate isolation in 90nm RF-CMOS technology
    Barbier-Petot, Celine
    Bardy, Serge
    Biard, Christele
    Descamps, Philippe
    35th European Microwave Conference, Vols 1-3, Conference Proceedings, 2005, : 89 - 92
  • [36] Embedded flash on 90nm logic technology & beyond for FPGAs
    Kojima, H.
    Ema, T.
    Anezaki, T.
    Ariyoshi, J.
    Ogawa, H.
    Yoshizawa, K.
    Mehta, S.
    Fong, S.
    Logie, S.
    Smoak, R.
    Rutledge, D.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 677 - +
  • [37] Investigation of the characteristics of GIDL current in 90nm CMOS technology
    Chen, HF
    Hao, Y
    Ma, XH
    Zhang, JC
    Li, K
    Cao, YR
    Zhang, JF
    Zhou, PJ
    CHINESE PHYSICS, 2006, 15 (03): : 645 - 648
  • [38] DUV mask writer for BEOL 90nm technology layers
    Hong, DS
    Krishnan, P
    Coburn, D
    Jeewakhan, N
    Xie, SQ
    Broussard, J
    Ferguson, B
    Green, K
    Buck, P
    Jackson, C
    Martinez, L
    23RD ANNUAL BACUS SYMPOSIUM ON PHOTOMASK TECHNOLOGY, PTS 1 AND 2, 2003, 5256 : 9 - 19
  • [39] Voltage acceleration NBTI study for a 90nm CMOS technology
    Wen, SJ
    Hinh, L
    Puchner, H
    2003 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP - FINAL REPORT, 2003, : 147 - 148
  • [40] The impact of STI mechanical stress on the device performance of 90nm technology node with different substrates and isolation processes
    Jeon, Y
    Yeap, GCF
    Grudowski, P
    Van Gompel, T
    Schmidt, J
    Hall, M
    Melnick, B
    Mendicino, M
    Venkatesan, S
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 164 - 165