A low cost network-on-chip with guaranteed service well suited to the GALS approach

被引：0
|
作者：
Panades, Ivan Miro
Greiner, Alain
Sheibanyrad, Abbas
机构：
[1] STMicroelectronics, F-38054 Grenoble, France
[2] UPMC, F-75252 Paris, France
来源：
2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS | 2006年
关键词：
DSPIN; SPIN; network on chip; NoC; system on chip; SoC; globally asynchronous locally synchronous; GALS; mesochronous; Bi-synchronous FIFO;
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
The paper presents the DSPIN micro-network, that is an evolution of the SPIN architecture. DSPIN is a scalable packet switching micro-network dedicated to GALS (Globally Asynchronous, Locally Synchronous) clustered, multi-processors, systems on chip. The DSPIN architecture has a very small footprint and provides to the system designer both guaranteed latency, and guaranteed throughput services for real-time applications.
引用
收藏
页码：34 / 38
页数：5
相关论文
共 50 条
  • [31] Dynamic Fault Tolerance Approach for Network-on-Chip Architecture
    Khalil, Kasem
    Kumar, Ashok
    Bayoumi, Magdy
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2024, 14 (03) : 384 - 394
  • [32] QuT: A Low-Power Optical Network-on-Chip
    Hamedani, Parisa Khadem
    Jerger, Natalie Enright
    Hessabi, Shaahin
    2014 EIGHTH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP (NOCS), 2014, : 80 - 87
  • [33] A low overhead load balancing router for network-on-chip
    周小锋
    刘露
    朱樟明
    周端
    JournalofSemiconductors, 2016, 37 (11) : 91 - 97
  • [34] A low overhead load balancing router for network-on-chip
    Zhou Xiaofeng
    Liu Lu
    Zhu Zhangming
    Zhou Duan
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (11)
  • [35] Network-on-Chip with Guaranteed-Bandwidth Data Communication Service Interconnect Platform for Computer Vision and Multimedia Applications on Many Core Processors
    Samman, Faizal Arya
    2016 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND CYBERNETICS, 2016, : 79 - 84
  • [36] A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing
    Xiang, Dong
    2013 22ND ASIAN TEST SYMPOSIUM (ATS), 2013, : 207 - 212
  • [37] CERI: Cost-Effective Routing Implementation Technique for Network-on-Chip
    Bishnoi, Rimpy
    Laxmi, Vijay
    Gaur, Manoj Singh
    Bin Ramlee, Radi Husin
    Zwolinski, Mark
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 59 - 64
  • [38] Efficient 2DMesh Network on Chip (NoC) Considering GALS Approach
    Rahman, Mohammed Anis Ur
    Ahmed, Imtiaj
    Rodriguez, Fernando
    Islam, Naimul
    ICCIT: 2009 FOURTH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCES AND CONVERGENCE INFORMATION TECHNOLOGY, VOLS 1 AND 2, 2009, : 841 - +
  • [39] Design and Implementation of Backtracking Wave-Pipeline Switch to Support Guaranteed Throughput in Network-on-Chip
    Phi-Hung Pham
    Park, Jongsun
    Phuong Mau
    Kim, Chulwoo
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2012, 20 (02) : 270 - 283
  • [40] DESIGN CONCEPT AND MICROARCHITECTURE OF NETWORK-ON-CHIP WITH BEST-EFFORT AND GUARANTEED-THROUGHPUT SERVICES
    Samman, Faizal Arya
    Hollstein, Thomas
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2019, 15 (01): : 305 - 319
12345