A low cost network-on-chip with guaranteed service well suited to the GALS approach

被引：0
|
作者：
Panades, Ivan Miro
Greiner, Alain
Sheibanyrad, Abbas
机构：
[1] STMicroelectronics, F-38054 Grenoble, France
[2] UPMC, F-75252 Paris, France
来源：
2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS | 2006年
关键词：
DSPIN; SPIN; network on chip; NoC; system on chip; SoC; globally asynchronous locally synchronous; GALS; mesochronous; Bi-synchronous FIFO;
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
The paper presents the DSPIN micro-network, that is an evolution of the SPIN architecture. DSPIN is a scalable packet switching micro-network dedicated to GALS (Globally Asynchronous, Locally Synchronous) clustered, multi-processors, systems on chip. The DSPIN architecture has a very small footprint and provides to the system designer both guaranteed latency, and guaranteed throughput services for real-time applications.
引用
收藏
页码：34 / 38
页数：5
相关论文
共 50 条
  • [11] Runtime connection-oriented guaranteed-bandwidth network-on-chip with extra multicast communication service
    Samman, Faizal Arya
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (02) : 170 - 181
  • [12] Two efficient synchronous ↔ asynchronous converters well-suited for networks-on-chip in GALS architectures
    Sheibanyrad, A.
    Greiner, A.
    INTEGRATION-THE VLSI JOURNAL, 2008, 41 (01) : 17 - 26
  • [13] Application specific network-on-chip design with guaranteed quality approximation algorithms
    Srinivasan, Krishnan
    Chatha, Karam S.
    Konjevod, Goran
    PROCEEDINGS OF THE ASP-DAC 2007, 2007, : 184 - +
  • [14] Routing in Optical Network-on-Chip: Minimizing Contention with Guaranteed Thermal Reliability
    Li, Mengquan
    Liu, Weichen
    Yang, Lei
    Chen, Peng
    Liu, Duo
    Guan, Nan
    24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), 2019, : 364 - 369
  • [15] An OCP compliant network adapter for GALS-based SoC design using the MANGO Network-on-Chip
    Bjerregaard, Tobias
    Mahadevan, Shankar
    Olsen, Rasmus Grondahl
    Sparso, Jens
    2005 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2005, : 171 - 174
  • [16] Reliable network-on-chip using a low cost unequal error protection code
    Dutta, Avijit
    Touba, Nur A.
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 3 - 11
  • [17] Analysis of network-on-chip topologies for cost-efficient chip multiprocessors
    Ortin-Obon, Marta
    Suarez-Gracia, Dario
    Villarroya-Gaudo, Maria
    Izu, Cruz
    Vinals-Yufera, Victor
    MICROPROCESSORS AND MICROSYSTEMS, 2016, 42 : 24 - 36
  • [18] Enabling Quality-of-Service in Nanophotonic Network-on-Chip
    Ouyang, Jin
    Xie, Yuan
    2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [19] An event-based network-on-chip monitoring service
    Ciordas, C
    Basten, T
    Radulescu, A
    Goossens, K
    NINTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2004, : 149 - 154
  • [20] An Analytical Approach for Network-on-Chip Performance Analysis
    Ogras, Umit Y.
    Bogdan, Paul
    Marculescu, Radu
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (12) : 2001 - 2013
12345