A low cost network-on-chip with guaranteed service well suited to the GALS approach

被引：0
|
作者：
Panades, Ivan Miro
Greiner, Alain
Sheibanyrad, Abbas
机构：
[1] STMicroelectronics, F-38054 Grenoble, France
[2] UPMC, F-75252 Paris, France
来源：
2006 1ST INTERNATIONAL CONFERENCE ON NANO-NETWORKS AND WORKSHOPS | 2006年
关键词：
DSPIN; SPIN; network on chip; NoC; system on chip; SoC; globally asynchronous locally synchronous; GALS; mesochronous; Bi-synchronous FIFO;
D O I：
暂无
中图分类号：
TB3 [工程材料学];
学科分类号：
0805 ; 080502 ;
摘要：
The paper presents the DSPIN micro-network, that is an evolution of the SPIN architecture. DSPIN is a scalable packet switching micro-network dedicated to GALS (Globally Asynchronous, Locally Synchronous) clustered, multi-processors, systems on chip. The DSPIN architecture has a very small footprint and provides to the system designer both guaranteed latency, and guaranteed throughput services for real-time applications.
引用
收藏
页码：34 / 38
页数：5
相关论文
共 50 条
  • [1] Bi-synchronous FIFO for synchronous circuit communication well suited for Network-on-Chip in GALS architectures
    Panades, Ivan Miro
    Greiner, Alain
    NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, 2007, : 83 - +
  • [2] Two efficient synchronous ↔ asynchronous converters well-suited for Network on Chip in GALS architectures
    Sheibanyrad, A.
    Greiner, A.
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2006, 4148 : 191 - 202
  • [3] Interfacing cores and routers in Network-on-Chip using GALS
    Kundu, Santanu
    Chattopadhyay, Santanu
    2007 INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS, VOLS 1 AND 2, 2007, : 154 - 157
  • [4] GALS Network-on-Chip with a distributed-synchronous mechanism
    State Key Laboratory of Microwave and Digital Communication, Department of Electronic Engineering, Tsinghua University, Beijing 100084, China
    Qinghua Daxue Xuebao, 2008, 1 (32-35+38):
  • [5] A Unified Approach to Mapping and Routing on a Network-on-Chip for Both Best-Effort and Guaranteed Service Traffic
    Hansson, Andreas
    Goossens, Kees
    Radulescu, Andrei
    VLSI DESIGN, 2007,
  • [6] A GALS Network-on-Chip based on Rationally-Related Frequencies
    Chabloz, Jean-Michel
    Hemani, Ahmed
    2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 12 - 18
  • [7] A guaranteed-throughput switch for network-on-chip
    Liu, J
    Zheng, LR
    Tenhunen, H
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, 2003, : 31 - 34
  • [8] Modular asynchronous network-on-chip: Application to GALS systems rapid prototyping
    Quartana, Jerome
    Fesquet, Laurent
    Renaudin, Marc
    VLSI-SOC: FROM SYSTEMS TO SILICON, 2007, 240 : 195 - +
  • [9] Implementation of guaranteed services in the MANGO clockless network-on-chip
    Bjerregaard, T.
    Sparso, J.
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2006, 153 (04): : 217 - 229
  • [10] Argo: A Real-Time Network-on-Chip Architecture With an Efficient GALS Implementation
    Kasapaki, Evangelia
    Schoeberl, Martin
    Sorensen, Rasmus Bo
    Muller, Christoph
    Goossens, Kees
    Sparso, Jens
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (02) : 479 - 492
12345