A CMOS low-power, high-speed, asynchronous comparator for synchronous rectification applications

被引：0

作者：

Levy, G ^{[1
]}

Piovaccari, A ^{[1
]}

机构：

[1] Analog Mixed Signal Design Grp, Cadence Design Syst, Columbia, MD 21046 USA

来源：

ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

A novel approach for the design of an asynchronous comparator implemented in standard digital CMOS technology for power supply applications is presented. The 1mV-sensitivity comparator is designed for asynchronous event detection, featuring a multi-stage topology for power efficiency and minimum propagation delay. It also contains a mixed-mode offset compensation architecture that allows full compensation in a single cycle. The comparator has been successfully used in the design of a very high frequency, 300mA multi-mode PWM/PSM (Pulse Width Modulation/Pulse Skipping Mode) buck converter. The comparator is able to operate with a supply voltage as low as 2.4V. Operating with a 3.6V supply, under typical operating conditions, the comparator features a 19ns delay consuming 161 mu W.

引用

页码：541 / 544

页数：4

共 50 条

[21] HIGH-SPEED AND LOW-POWER GAAS PHASE FREQUENCY COMPARATOR
OSAFUNE, K
OHWADA, K
KATO, N
IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1986, 34 (01) : 142 - 146
[22] High-speed low-power comparator for analog to digital converters
Khorami, Ata
Sharifkhani, Mohammad
AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2016, 70 (07) : 886 - 894
[23] Design of High-Speed and Low-Power Comparator in Flash ADC
Zhang, Shaozhen
Li, Zheying
Ling, Bo
2012 INTERNATIONAL WORKSHOP ON INFORMATION AND ELECTRONICS ENGINEERING, 2012, 29 : 687 - 692
[24] High-speed and low-power CMOS priority encoders
Wang, JS
Huang, CH
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (10) : 1511 - 1514
[25] HIGH-SPEED LOW-POWER CMOS STATIC RAMS
YASUI, T
MASUHARA, T
MINATO, O
ELECTRONIC ENGINEERING, 1981, 53 (650): : 51 - &
[26] Low-power, high-speed CMOS VLSI design
Kuroda, T
ICCD'2002: IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 2002, : 310 - 315
[27] High-speed low-power CMOS comparator dedicated to 10 bit 20 MHz pipeline ADCs for RF WLAN applications
Guermaz, M. B.
Bouzerara, L.
Belaroussi, M. T.
Slimane, A.
Lehouidj, B.
INTERNATIONAL JOURNAL OF ELECTRONICS, 2008, 95 (09) : 869 - 878
[28] VLSI circuits for low-power high-speed asynchronous addition
Perri, S
Corsonello, P
Cocorullo, G
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2002, 10 (05) : 608 - 613
[29] Design and Analysis of Low-Power High-Speed Clocked Digital Comparator
Thakre, Sameer
Srivastava, Pankaj
2015 GLOBAL CONFERENCE ON COMMUNICATION TECHNOLOGIES (GCCT), 2015, : 638 - 642
[30] High-speed low-power sense comparator for multilevel flash memories
Pierin, A
Gregori, S
Khouri, O
Micheloni, R
Torelli, G
ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762

← 1 2 3 4 5 →