Bio-inspired 0.35μm CMOS Time-to-Digital Converter with 29.3ps LSB

被引：0

作者：

Mozsary, Andras ^{[1
]}

Rodriguez-Vazquez, Angel ^{[2
]}

Chung, Jen-Feng ^{[3
]}

Roska, Tamas ^{[1
]}

机构：

[1] Peter Pazmany Catholic Univ, Fac Informat Technol, Budapest, Hungary

[2] Anafocus, Seville, Spain

[3] Natl Chiao Tung Univ, Elect & Control Engn Dept, Hsinchu, Taiwan

来源：

ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2006年

基金：

新加坡国家研究基金会;

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Time-to-Digital Converter (TDC) integrated circuit is introduced in this paper. It is based on chain of delay elements composing a regular scalable structure. The scheme is analogous to the sound direction sensitivity nerve system found in Barn Owl. The circuit occupies small silicon area, and its direct mapping from time to position-code makes conversion rates up to 500Msps possible. Specialty of the circuit is the structural and functional symmetry. Therefore the role of START and STOP signals are interchangeable. In other words negative delay is acceptable: The circuit has no dead time problems. These are benefits of the biology model of the auditory scene representation in the bird's brain. The prototype chip is implemented in 0.35 mu m CMOS having less than 30ps single-shot resolution in the measurements.

引用

页码：170 / +

页数：2

共 50 条

[41] A precise cyclic CMOS time-to-digital converter with low thermal sensitivity
Chen, CC
Chen, P
Hwang, CS
Chang, W
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (04) : 834 - 838
[42] A CMOS time-to-digital converter based on a ring oscillator for a laser radar
Nissinen, L
Mäntyniemi, A
Kostamovaara, J
ESSCIRC 2003: PROCEEDINGS OF THE 29TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2003, : 469 - 472
[43] CMOS time-to-digital converter based on a pulse-mixing scheme
Chen, Chun-Chi
Hwang, Chorng-Sii
Liu, Keng-Chih
Chen, Guan-Hong
REVIEW OF SCIENTIFIC INSTRUMENTS, 2014, 85 (11):
[44] A CMOS Interface for Differential Capacitive Sensors Using a Time-to-Digital Converter
Ogawa, Satomi
2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 945 - 948
[45] A 6fJ/step, 5.5ps Time-to-Digital Converter for a Digital PLL in 40nm Digital LP CMOS
Borremans, J.
Vengattarmane, K.
Craninckx, J.
2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 417 - 420
[46] A 3.6 mW, 90 nm CMOS Gated-Vernier Time-to-Digital Converter With an Equivalent Resolution of 3.2 ps
Lu, Ping
Liscidini, Antonio
Andreani, Pietro
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2012, 47 (07) : 1626 - 1635
[47] A precise cyclic CMOS time-to-digital converter with low thermal sensitivity
Chen, CC
Chang, W
Chen, P
2004 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-7, 2004, : 1364 - 1367
[48] A CMOS 0.23pJ Freeze Vernier Time-to-Digital Converter
Angevare, Jan
Blutman, Kristof
Zjajo, Amir
van der Meijs, Nick
2013 NORCHIP, 2013,
[49] All-Digital CMOS Time-to-Digital Converter With Temperature-Measuring Capability
Chen, Chun-Chi
Chen, Chao-Lieh
Fang, Wei
Chu, Yen-Chan
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (09) : 2079 - 2083
[50] An integrated digital CMOS time-to-digital converter with sub-gate-delay resolution
Mäntyniemi, A
Rahkonen, T
Kostamovaara, J
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 22 (01) : 61 - 70

← 1 2 3 4 5 →