Bio-inspired 0.35μm CMOS Time-to-Digital Converter with 29.3ps LSB

被引：0

作者：

Mozsary, Andras ^{[1
]}

Rodriguez-Vazquez, Angel ^{[2
]}

Chung, Jen-Feng ^{[3
]}

Roska, Tamas ^{[1
]}

机构：

[1] Peter Pazmany Catholic Univ, Fac Informat Technol, Budapest, Hungary

[2] Anafocus, Seville, Spain

[3] Natl Chiao Tung Univ, Elect & Control Engn Dept, Hsinchu, Taiwan

来源：

ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2006年

基金：

新加坡国家研究基金会;

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Time-to-Digital Converter (TDC) integrated circuit is introduced in this paper. It is based on chain of delay elements composing a regular scalable structure. The scheme is analogous to the sound direction sensitivity nerve system found in Barn Owl. The circuit occupies small silicon area, and its direct mapping from time to position-code makes conversion rates up to 500Msps possible. Specialty of the circuit is the structural and functional symmetry. Therefore the role of START and STOP signals are interchangeable. In other words negative delay is acceptable: The circuit has no dead time problems. These are benefits of the biology model of the auditory scene representation in the bird's brain. The prototype chip is implemented in 0.35 mu m CMOS having less than 30ps single-shot resolution in the measurements.

引用

页码：170 / +

页数：2

共 50 条

[31] A 0.84ps-LSB 2.47mW Time-to-Digital Converter Using Charge Pump and SAR-ADC
Xu, Zule
Lee, Seungjong
Miyahara, Masaya
Matsuzawa, Akira
2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
[32] A 9-Channel, 100 ps LSB Time-to-Digital Converter for the NA62 Gigatracker Readout ASIC (TDCpix)
Perktold, L.
Rinella, G. Aglieri
Martin, E.
Noy, M.
Kluge, A.
Kloukinas, K.
Kaplon, J.
Jarron, P.
Morel, M.
Fiorini, M.
JOURNAL OF INSTRUMENTATION, 2012, 7
[33] A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13 μm CMOS Technology
Yu, Jianjun
Dai, Fa Foster
Jaeger, Richard C.
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2010, 45 (04) : 830 - 842
[34] A 12-Bit Vernier Ring Time-to-Digital Converter in 0.13μm CMOS Technology
Yu, Jianjun
Dai, Fa Foster
Jaeger, Richard C.
2009 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2009, : 232 - 233
[35] A 9 Bit, 3.6 ps Resolution Pipeline Time-to-Digital Converter
Goodarzi, Farshad
Toofan, Siroos
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2020, 29 (08)
[36] A 1.6 ps 7 b time to digital converter in 0.18 μm CMOS technology
Molaei, Hasan
Hajsadeghi, Khosrow
MICROELECTRONICS JOURNAL, 2017, 67 : 120 - 127
[37] A Pixel Front-End ASIC in 0.13 μm CMOS for the NA62 Experiment with on Pixel 100 ps Time-to-Digital Converter
Martoiu, S.
Rivetti, A.
Ceccucci, A.
Ramusino, A. Cotta
Chiozzi, S.
Dellacasa, G.
Fiorini, M.
Garbolino, S.
Jarron, P.
Kaplon, J.
Kluge, A.
Marchetto, F.
Albarran, E. Martin
Mazza, G.
Noy, M.
Riedler, P.
Tiurianemi, S.
2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 55 - +
[38] TIME-TO-DIGITAL CONVERTER WITH DIRECT CODING AND 100PS RESOLUTION
KALISZ, J
SZPLET, R
ELECTRONICS LETTERS, 1995, 31 (19) : 1658 - 1659
[39] A CMOS ASIC TIME-TO-DIGITAL CONVERTER FOR SHORT-TIME INTERVAL MEASUREMENTS
RAHKONEN, T
KOSTAMOVAARA, J
SAYNAJAKANGAS, S
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 2092 - 2095
[40] Time-to-digital converter for RF frequency synthesis in 90 nm CMOS
Staszewski, RB
Vemulapalli, S
Vallur, P
Wallberg, J
Balsara, PT
2005 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS (RFIC) SYMPOSIUM, DIGEST OF PAPERS, 2005, : 473 - 476

← 1 2 3 4 5 →