Bio-inspired 0.35μm CMOS Time-to-Digital Converter with 29.3ps LSB

被引：0

作者：

Mozsary, Andras ^{[1
]}

Rodriguez-Vazquez, Angel ^{[2
]}

Chung, Jen-Feng ^{[3
]}

Roska, Tamas ^{[1
]}

机构：

[1] Peter Pazmany Catholic Univ, Fac Informat Technol, Budapest, Hungary

[2] Anafocus, Seville, Spain

[3] Natl Chiao Tung Univ, Elect & Control Engn Dept, Hsinchu, Taiwan

来源：

ESSCIRC 2006: PROCEEDINGS OF THE 32ND EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2006年

基金：

新加坡国家研究基金会;

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Time-to-Digital Converter (TDC) integrated circuit is introduced in this paper. It is based on chain of delay elements composing a regular scalable structure. The scheme is analogous to the sound direction sensitivity nerve system found in Barn Owl. The circuit occupies small silicon area, and its direct mapping from time to position-code makes conversion rates up to 500Msps possible. Specialty of the circuit is the structural and functional symmetry. Therefore the role of START and STOP signals are interchangeable. In other words negative delay is acceptable: The circuit has no dead time problems. These are benefits of the biology model of the auditory scene representation in the bird's brain. The prototype chip is implemented in 0.35 mu m CMOS having less than 30ps single-shot resolution in the measurements.

引用

页码：170 / +

页数：2

共 50 条

[21] The Design of a 0.15 ps High Resolution Time-to-Digital Converter
Lee, Jongsuk
Moon, Yong
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2015, 15 (03) : 334 - 341
[22] A 3-Dimensional Vernier Ring Time-to-digital Converter in 0.13μm CMOS
Yu, Jianjun
Dai, Fa Foster
IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE 2010, 2010,
[23] A High-Resolution Pipeline Time-to-Digital Converter in 0.18μm CMOS Technology
Wang, Yongsheng
Ye, Qiao
Zhao, Han
Liu, Xiaowei
2017 IEEE 12TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2017, : 624 - 627
[24] A 41 ps ASIC time-to-digital converter for physics experiments
Russo, Stefano
Petra, Nicola
De Caro, Davide
Barbarino, Giancarlo
Strollo, Antonio G. M.
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2011, 659 (01): : 422 - 427
[25] 1.3 V 20 ps time-to-digital converter for frequency synthesis in 90-nm CMOS
Staszewski, RB
Vemulapalli, S
Vallur, P
Wallberg, J
Balsara, PT
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (03) : 220 - 224
[26] A 0.6 V, 1.74 ps Resolution Capacitively Boosted Time-to-Digital Converter in 180 nm CMOS
Palaniappan, Arjun Ramaswami
Siek, Liter
2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
[27] A SAR ADC Based Time-to-Digital Converter in CMOS Technology
Fathi, Mostafa
Sheikhaei, Samad
2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 105 - 109
[28] Single-Chip Time-to-Digital Converter with 10 ps Resolution, 160 ns Dynamic Range, and 1% LSB DNL
Markovic, Bojan
Tamborini, Davide
Villa, Federica
Tosi, Alberto
2012 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE RECORD (NSS/MIC), 2012, : 1440 - 1444
[29] A low power high accuracy CMOS time-to-digital converter
Chen, PK
Liu, SI
Wu, JS
ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 281 - 284
[30] A 100-ps time-resolution CMOS time-to-digital converter for positron emission tomography imaging applications
Swann, BK
Blalock, BJ
Clonts, LG
Binkley, DM
Rochelle, JM
Breeding, E
Baldwin, KM
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2004, 39 (11) : 1839 - 1852

← 1 2 3 4 5 →