CMOS Annealing Machine: an In-memory Computing Accelerator to Process Combinatorial Optimization Problems

被引：12
|
作者：
Yamaoka, Masanao [1 ]
Okuyama, Takuya [1 ]
Hayashi, Masato [1 ]
Yoshimura, Chihiro [1 ]
Takemoto, Takashi [1 ]
机构：
[1] Hitachi Ltd, Ctr Technol Innovat Elect, Res & Dev Grp, Tokyo, Japan
来源：
2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2019年
关键词：
combinational optimization problems; Ising model; CMOS annealing machine; in-memory computing;
D O I：
10.1109/CICC.2019.8780296
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new computing architecture, an annealing machine, which is specialized to solve combinatorial optimization problems, is proposed. The annealing machine maps optimization problems to an Ising model and solves the optimization problems by its own convergence property. We proposed a CMOS implementation of the annealing machine, which is a type of an in-memory computing. We constructed two prototypes of the CMOS annealing machine. The 1st-generation prototype confirmed the power efficiency is 1800-times higher than that of the conventional von-Neumann computers. The FPGA 2md-generation prototype is used to explore its applications and is also confirmed its multiple-chip operation.
引用
收藏
页数：8
相关论文
共 50 条
  • [1] Domain-specific In-memory Computing Architecture: CMOS Annealing Machine to Solve Combinatorial Optimization problems
    Yamaoka, Masanao
    2021 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), 2021,
  • [2] CIM-Spin: A Scalable CMOS Annealing Processor With Digital In-Memory Spin Operators and Register Spins for Combinatorial Optimization Problems
    Su, Yuqi
    Kim, Hyunjoon
    Kim, Bongjin
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2022, 57 (07) : 2263 - 2273
  • [3] VLSI Implementation of an Annealing Accelerator for Solving Combinatorial Optimization Problems
    Chen, Yuan-Ho
    Hua, Hsin-Tung
    Nien, Chin-Fu
    Lin, Shinn-Yn
    IEEE NANOTECHNOLOGY MAGAZINE, 2024, 18 (03) : 23 - 30
  • [4] SAMBA: Sparsity Aware In-Memory Computing Based Machine Learning Accelerator
    Kim, Dong Eun
    Ankit, Aayush
    Wang, Cheng
    Roy, Kaushik
    IEEE TRANSACTIONS ON COMPUTERS, 2023, 72 (09) : 2615 - 2627
  • [5] Semiconductor CMOS annealing machine accelerating combinatorial optimization processing
    Yamaoka M.
    Seimitsu Kogaku Kaishi/Journal of the Japan Society for Precision Engineering, 2019, 85 (12): : 1044 - 1047
  • [6] CMOS Annealing Machine: A Domain -Specific Architecture for Combinatorial Optimization Problem
    Yoshimura, Chihiro
    Hayashi, Masato
    Takemoto, Takashi
    Yamaoka, Masanao
    2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 673 - 678
  • [7] New-paradigm CMOS Ising Computing for Combinatorial Optimization Problems
    Yamaoka, Masanao
    2017 IEEE ELECTRON DEVICES TECHNOLOGY AND MANUFACTURING CONFERENCE (EDTM), 2017, : 13 - 14
  • [8] SHIFFT: A Scalable Hybrid In-Memory Computing FFT Accelerator
    Nalla, Pragnya Sudershan
    Wang, Zhenyu
    Agarwal, Sapan
    Xiao, T. Patrick
    Bennett, Christopher H.
    Marinella, Matthew J.
    Seo, Jae-sun
    Cao, Yu
    2024 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, ISVLSI, 2024, : 130 - 135
  • [9] An Accelerator Architecture for Combinatorial Optimization Problems
    Tsukamoto, Sanroku
    Takatsu, Motomu
    Matsubara, Satoshi
    Tamura, Hirotaka
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2017, 53 (05): : 8 - 13
  • [10] PARALLEL COMPUTING OF SIMULATED ANNEALING ALGORITHM FOR SOME COMBINATORIAL OPTIMIZATION PROBLEMS.
    Zhao, Yue
    Fukao, Takeshi
    Shimura, Masamichi
    Transactions of the Institute of Electronics, Information and Communication Engineers, Section E (, 1987, E70 (09): : 798 - 800
12345