Semiconductor CMOS annealing machine accelerating combinatorial optimization processing

被引:0
|
作者
Yamaoka M.
机构
关键词
CMOS annealing machine; Combinational optimization problems; In-memory computing; Ising model;
D O I
10.2493/jjspe.85.1044
中图分类号
学科分类号
摘要
[No abstract available]
引用
收藏
页码:1044 / 1047
页数:3
相关论文
共 50 条
  • [1] CMOS Annealing Machine: A Domain -Specific Architecture for Combinatorial Optimization Problem
    Yoshimura, Chihiro
    Hayashi, Masato
    Takemoto, Takashi
    Yamaoka, Masanao
    2020 25TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, ASP-DAC 2020, 2020, : 673 - 678
  • [2] CMOS Annealing Machine: an In-memory Computing Accelerator to Process Combinatorial Optimization Problems
    Yamaoka, Masanao
    Okuyama, Takuya
    Hayashi, Masato
    Yoshimura, Chihiro
    Takemoto, Takashi
    2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2019,
  • [3] Domain-specific In-memory Computing Architecture: CMOS Annealing Machine to Solve Combinatorial Optimization problems
    Yamaoka, Masanao
    2021 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), 2021,
  • [4] Accelerating semiconductor R & D with combinatorial technology
    Intermolecular Inc., San Jose, CA, United States
    不详
    Solid State Technol, 2007, 10 (39-43):
  • [5] Accelerating Simulated Annealing for the Permanent and Combinatorial Counting Problems
    Bezakova, Ivona
    Stefankovic, Daniel
    Vazirani, Vijay V.
    Vigoda, Eric
    PROCEEDINGS OF THE SEVENTHEENTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, 2006, : 900 - +
  • [6] Accelerating simulated annealing for the permanent and combinatorial counting problems
    Bezakova, Ivona
    Stefankovic, Daniel
    Vazirani, Vijay V.
    Vigoda, Eric
    SIAM JOURNAL ON COMPUTING, 2008, 37 (05) : 1429 - 1454
  • [7] Accelerating semiconductor R&D with combinatorial techhology
    Fresco, Zachary
    Karamcheti, Arun
    Kalyankar, Nikhil
    Zhang, Peng
    Srinivas, Damo
    SOLID STATE TECHNOLOGY, 2007, 50 (10) : 39 - 43
  • [8] A 20k-Spin Ising Chip to Solve Combinatorial Optimization Problems With CMOS Annealing
    Yamaoka, Masanao
    Yoshimura, Chihiro
    Hayashi, Masato
    Okuyama, Takuya
    Aoki, Hidetaka
    Mizuno, Hiroyuki
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (01) : 303 - 309
  • [9] Variational Annealing on Graphs for Combinatorial Optimization
    Sanokowski, Sebastian
    Berghammer, Wilhelm
    Hochreiter, Sepp
    Lehner, Sebastian
    ADVANCES IN NEURAL INFORMATION PROCESSING SYSTEMS 36 (NEURIPS 2023), 2023,
  • [10] Annealing placement by thermodynamic combinatorial optimization
    De Vicente, J
    Lanchares, J
    Hermida, R
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2004, 9 (03) : 310 - 332