CMOS Annealing Machine: an In-memory Computing Accelerator to Process Combinatorial Optimization Problems

被引：12
|
作者：
Yamaoka, Masanao [1 ]
Okuyama, Takuya [1 ]
Hayashi, Masato [1 ]
Yoshimura, Chihiro [1 ]
Takemoto, Takashi [1 ]
机构：
[1] Hitachi Ltd, Ctr Technol Innovat Elect, Res & Dev Grp, Tokyo, Japan
来源：
2019 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC) | 2019年
关键词：
combinational optimization problems; Ising model; CMOS annealing machine; in-memory computing;
D O I：
10.1109/CICC.2019.8780296
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A new computing architecture, an annealing machine, which is specialized to solve combinatorial optimization problems, is proposed. The annealing machine maps optimization problems to an Ising model and solves the optimization problems by its own convergence property. We proposed a CMOS implementation of the annealing machine, which is a type of an in-memory computing. We constructed two prototypes of the CMOS annealing machine. The 1st-generation prototype confirmed the power efficiency is 1800-times higher than that of the conventional von-Neumann computers. The FPGA 2md-generation prototype is used to explore its applications and is also confirmed its multiple-chip operation.
引用
收藏
页数：8
相关论文
共 50 条
  • [31] Programmable In-Memory Computing Circuit for Solving Combinatorial Matrix Operation in One Step
    Hong, Qinghui
    Man, Shen
    Sun, Jingru
    Du, Sichun
    Zhang, Jiliang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 70 (07) : 2916 - 2928
  • [32] Degeneration simulated annealing algorithm for combinatorial optimization problems
    Aylaj, Bouchaib
    Belkasmi, Mostafa
    Zouaki, Hamid
    Berkani, Ahlam
    2015 15TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS DESIGN AND APPLICATIONS (ISDA), 2015, : 557 - 562
  • [33] Development of Tropical Algebraic Accelerator with Energy Efficient Time-Domain Computing for Combinatorial Optimization and Machine Learning
    Cao, Qiankai
    Chen, Xi
    Gu, Jie
    2023 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, ISLPED, 2023,
  • [34] Optimization Techniques for a Distributed In-Memory Computing Platform by Leveraging SSD
    Choi, June
    Lee, Jaehyun
    Kim, Jik-Soo
    Lee, Jaehwan
    APPLIED SCIENCES-BASEL, 2021, 11 (18):
  • [35] Ferroelectric FET Threshold Voltage Optimization for Reliable In-Memory Computing
    Prakash, Om
    Ni, Kai
    Amrouch, Hussam
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [36] Ferroelectric FET Threshold Voltage Optimization for Reliable In-Memory Computing
    Prakash, Om
    Ni, Kai
    Amrouch, Hussam
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [37] Hybrid Spin-CMOS Polymorphic Logic Gate With Application in In-Memory Computing
    Angizi, Shaahin
    He, Zhezhi
    Chen, An
    Fan, Deliang
    IEEE TRANSACTIONS ON MAGNETICS, 2020, 56 (02)
  • [38] Defect tolerant in-memory analog computing with CMOS-integrated nanoscale crossbars
    Jiang, Mingrui
    Mao, Ruibin
    Strachan, John Paul
    Li, Can
    2021 28TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS (IEEE ICECS 2021), 2021,
  • [39] DISTRIBUTED COMPUTING OF A STOCHASTIC ALGORITHM FOR COMBINATORIAL OPTIMIZATION PROBLEMS
    ZHAO, Y
    FUKAO, T
    LECTURE NOTES IN CONTROL AND INFORMATION SCIENCES, 1988, 113 : 318 - 327
  • [40] An Analog and Digital Hybrid Attention Accelerator for Transformers with Charge-based In-memory Computing
    Moradifirouzabadi, Ashkan
    Dodla, Divya Sri
    Kang, Mingu
    2024 50TH IEEE EUROPEAN SOLID-STATE ELECTRONICS RESEARCH CONFERENCE, ESSERC 2024, 2024, : 353 - 356
12345