0.25μm radiation tolerant CMOS technology

被引:0
|
作者
Roedde, K [1 ]
机构
[1] Atmel Nantes SA, F-44306 Nantes 3, France
关键词
D O I
暂无
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
The MOS devices of the standard 0.25mum CMOS technology have been characterized for their immunity against ionizing radiation. While the shift of the threshold voltage is acceptable for total doses in the range of several KGy, the leakage of irradiated NMOST needed to be improved through process modification. Additional processing steps to optimize the lateral isolation of the transistors yielded devices with total dose immunity up to 4KGy. No special layout rules for the transistors are required which eliminates the need for a radiation tolerant specific design library and makes the radiation tolerant technology mask compatible with the standard process.
引用
收藏
页码:31 / 33
页数:3
相关论文
共 50 条
  • [31] Full copper wiring in a sub-0.25 μm CMOS ULSI technology
    Edelstein, D
    Heidenreich, J
    Goldblatt, R
    Cote, W
    Uzoh, C
    Lustig, N
    Roper, P
    McDevitt, T
    Motsiff, W
    Simon, A
    Dukovic, J
    Wachnik, R
    Rathore, H
    Schulz, R
    Su, L
    Luce, S
    Slattery, J
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 773 - 776
  • [32] Design of A 2.4 GHz low noise amplifier in 0.25 μm CMOS technology
    Yang Tao
    IEEE 2007 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS, VOLS I AND II, 2007, : 392 - 395
  • [33] Novel titanium salicide technology for 0.25 mu m dual gate CMOS
    Kotaki, H
    Nakano, M
    Kakimoto, S
    Uda, K
    Sato, Y
    SHARP TECHNICAL JOURNAL, 1995, (63): : 38 - 43
  • [34] High-Speed, Radiation-Tolerant Laser Drivers in 0.13 μm CMOS Technology for HEP Applications
    Mazza, Giovanni
    Tavernier, Filip
    Moreira, Paulo
    Calvo, Daniela
    De Remigis, Paolo
    Olantera, Lauri
    Soos, Csaba
    Troska, Jan
    Wyllie, Ken
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (06) : 3653 - 3659
  • [35] A DESIGN OF 0.25μm CMOS SWITCH
    Han Lei Yang Tao Xie Jun Wang Yong You Yu Zhang Bo Chengdu Goldtel Microelectronics Co Ltd Chengdu China School of Microelectronics and SolidState Electronics University of Electronic Science Technology of China Chengdu China
    Journal of Electronics, 2006, (05) : 745 - 747
  • [36] 0.25 μm CMOS gate array
    Sawada, Hirotoshi
    Ino, Masayuki
    Takeya, Ken
    Sakai, Tetsushi
    NTT R and D, 1997, 46 (04): : 347 - 354
  • [37] A DESIGN OF 0.25μm CMOS SWITCH
    Han Lei* ** Yang Tao** Xie Jun* Wang Yong* You Yu* Zhang Bo** *(Chengdu Goldtel Microelectronics Co.
    Journal of Electronics(China), 2006, (05) : 745 - 747
  • [38] A 2.5 GHz Radiation Hard Fully Self-biased PLL using 0.25 μm SOS-CMOS technology
    Ghosh, Partha Pratim
    Xiao, E.
    2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2009, : 121 - 124
  • [39] A 2.5 GHz radiation hard fully self-biased PLL using 0.25 μm SOS-CMOS technology
    Ghosh, Partha Pratim
    Xiao, . E.
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 226 - +
  • [40] Radiation active pixel sensor integrated in 0.25 gm cmos technology: A perspective analysis
    Passeri, D
    Placidi, P
    Verducci, L
    Moscatelli, F
    Scorzoni, A
    Ciampolini, P
    Matrella, G
    Bilei, GM
    Sensors and Microsystems, 2002, : 326 - 330