A DESIGN OF 0.25μm CMOS SWITCH

被引：0
|
作者：
Han Lei Yang Tao Xie Jun Wang Yong You Yu Zhang Bo Chengdu Goldtel Microelectronics Co Ltd Chengdu China School of Microelectronics and SolidState Electronics University of Electronic Science Technology of China Chengdu China [611731 ,610054 ]
机构：
来源：
Journal of Electronics | 2006年 / 05期
关键词：
D O I：
暂无
中图分类号：
TN432 [场效应型];
学科分类号：
摘要：
Single-Pole Double-Throw (SPDT) broadband switch has been designed in a 0.25μm Comple- mentary Metal Oxide Semiconductor (CMOS) process. To optimize the performance of isolation and insertion loss, based on normal design, the effects of Gate Series Resistances (GSR) on insertion loss and switching time are analyzed for the first time. The compatible GSRs are chosen by the analyses. The fabricated chips were tested and the results show the switch isolation from DC (Direct Current) to 1GHz exhibits 55dB and insertion loss lower than 2.1dB.
引用
收藏
页码：745 / 747
页数：3
相关论文
共 50 条
  • [1] A DESIGN OF 0.25μm CMOS SWITCH
    Han Lei* ** Yang Tao** Xie Jun* Wang Yong* You Yu* Zhang Bo** *(Chengdu Goldtel Microelectronics Co.
    Journal of Electronics(China), 2006, (05) : 745 - 747
  • [2] Design of a comparator in a 0.25 μm CMOS technology.
    van Bakel, N
    van den Brand, J
    Verkooijen, H
    Schmelling, M
    Sexauer, E
    PROCEEDINGS OF THE SIXTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2000, 2000 (10): : 525 - 529
  • [3] Design of LNA at 2.4 GHz using 0.25 μm CMOS technology
    Yang, XM
    Wu, TX
    McMacken, J
    MICROWAVE AND OPTICAL TECHNOLOGY LETTERS, 2003, 36 (04) : 270 - 275
  • [4] A Design of Full-CMOS VDSL2 Receiver in 0.25μm CMOS process
    Kim, Youngshin
    Pu, Young-Gun
    Kim, Tai-Young
    Cho, HooHyun
    Ko, DongHyun
    Lee, Kang-Yoon
    Kim, Tai-Hyung
    Lee, Joon-Beom
    ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 334 - +
  • [5] 0.25 μm CMOS gate array
    Sawada, Hirotoshi
    Ino, Masayuki
    Takeya, Ken
    Sakai, Tetsushi
    NTT R and D, 1997, 46 (04): : 347 - 354
  • [6] Design of a 10 bit TSMC 0.25μm CMOS digital to analog converter
    Huynh, J
    Ngo, B
    Pham, M
    He, L
    6th International Symposium on Quality Electronic Design, Proceedings, 2005, : 187 - 192
  • [7] A high speed 0.25μm 64-bit CMOS adder design
    Sun, XG
    Mao, ZG
    Lai, FC
    Ye, YZ
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 581 - 583
  • [8] Design of 10 GHz, 2.6 mW frequency divider in 0.25 μm CMOS
    He, CM
    Sun, YH
    SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1 AND 2, PROCEEDINGS, 2001, : 1136 - 1138
  • [9] Design of A 2.4 GHz low noise amplifier in 0.25 μm CMOS technology
    Yang Tao
    IEEE 2007 INTERNATIONAL SYMPOSIUM ON MICROWAVE, ANTENNA, PROPAGATION AND EMC TECHNOLOGIES FOR WIRELESS COMMUNICATIONS, VOLS I AND II, 2007, : 392 - 395
  • [10] Design methodologies for low-power CMOS operational amplifiers in a 0.25μm digital CMOS process
    Albason, Alfonso Cesar B.
    Axalan, Neil Michael L.
    Gusad, Maria Theresa A.
    Hizon, John Richard E.
    Rosales, Marc D.
    TENCON 2006 - 2006 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2006, : 1684 - +
12345