A DESIGN OF 0.25μm CMOS SWITCH

被引：0
|
作者：
Han Lei Yang Tao Xie Jun Wang Yong You Yu Zhang Bo Chengdu Goldtel Microelectronics Co Ltd Chengdu China School of Microelectronics and SolidState Electronics University of Electronic Science Technology of China Chengdu China [611731 ,610054 ]
机构：
来源：
Journal of Electronics | 2006年 / 05期
关键词：
D O I：
暂无
中图分类号：
TN432 [场效应型];
学科分类号：
摘要：
Single-Pole Double-Throw (SPDT) broadband switch has been designed in a 0.25μm Comple- mentary Metal Oxide Semiconductor (CMOS) process. To optimize the performance of isolation and insertion loss, based on normal design, the effects of Gate Series Resistances (GSR) on insertion loss and switching time are analyzed for the first time. The compatible GSRs are chosen by the analyses. The fabricated chips were tested and the results show the switch isolation from DC (Direct Current) to 1GHz exhibits 55dB and insertion loss lower than 2.1dB.
引用
收藏
页码：745 / 747
页数：3
相关论文
共 50 条
  • [31] Design and characterization of high-voltage NMOS and PMOS devices in standard 0.25 μm CMOS technology
    Han, Xiaoliang
    Xu, Chihao
    MICROELECTRONICS JOURNAL, 2007, 38 (10-11) : 1038 - 1041
  • [32] Design of a 10 GHz silicon modulator based on a 0.25 μm CMOS process -: A silicon photonic approach
    Zheng, D. W.
    Feng, D. Z.
    Gutierrez, G.
    Smith, T.
    SILICON PHOTONICS, 2006, 6125
  • [33] Design of 0.1∼14 GHz fully-integrated tapered distributed amplifiers in 0.25μm CMOS
    Chen, Xu
    Wang, Zhigong
    2005 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS, VOLS 1-5, 2005, : 1252 - 1255
  • [34] A HIGH-PERFORMANCE 0.25-MU-M CMOS TECHNOLOGY .1. DESIGN AND CHARACTERIZATION
    CHANG, WH
    DAVARI, B
    WORDEMAN, MR
    TAUR, Y
    HSU, CCH
    RODRIGUEZ, MD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (04) : 959 - 966
  • [35] Embedded HIMOS® flash memory in 0.35 μm and 0.25 μm CMOS technologies
    Wellekens, D
    Van Houdt, J
    Haspeslagh, L
    Tsouhlarakis, J
    Hendrickx, P
    Deferm, L
    Maes, HE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (11) : 2153 - 2160
  • [36] Characterization of active pixel sensors in 0.25 μm CMOS technology
    Velthuis, JJ
    Allport, PP
    Casse, G
    Evans, A
    Turchetta, R
    Tyndel, A
    Villani, G
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2005, 52 (05) : 1887 - 1891
  • [37] A 'digital' 6-bit ADC in 0.25μm CMOS
    Donovan, C
    Flynn, MP
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 145 - 148
  • [38] Monolithic spiral inductors for a 0.25 μm digital CMOS process
    Rosales, Marc D.
    Hizon, John Richard E.
    Alarcon, Louis P.
    Sabido, Delfin Jay
    TENCON 2005 - 2005 IEEE REGION 10 CONFERENCE, VOLS 1-5, 2006, : 774 - +
  • [39] Noise characterization of a 0.25 μm CMOS technology for the LHC experiments
    Anelli, G
    Faccio, F
    Florian, S
    Jarron, P
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2001, 457 (1-2): : 361 - 368
  • [40] 0.25 mu m CMOS/SIMOX gate array LSI
    Ino, M
    Sawada, H
    Nishimura, K
    Urano, M
    Suto, H
    Date, S
    Ishihara, T
    Takeda, T
    Kado, Y
    Inokawa, H
    Tsuchiya, T
    Sakakibara, Y
    Arita, Y
    Izumi, K
    Takeya, K
    Sakai, T
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 86 - 87
12345