Bit-Serial multiplier based Neural Processing Element with Approximate adder tree

被引:1
|
作者
Jo, Cheolwon [1 ]
Lee, KwangYeob [2 ]
机构
[1] Seokyeong Univ, Dept Elect & Comp Engn, Seoul, South Korea
[2] Seokyeong Univ, Dept Comp Engn, Seoul, South Korea
关键词
Deep Learning; Accelerator; MOA; LOA; low power;
D O I
10.1109/ISOCC50952.2020.9332993
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Deep learning algorithms are computationally intensive and require dedicated hardware accelerators. Deep learning algorithms repeat multiply-accumulate (MAC) operations. This process produces a large number of partial sums that account for about 60% of the total logic. Therefore, optimizing multi-operand adders (MOA) that add these partial sums can reduce the high resource utilization of deep learning accelerators. This study designed a neural processing element with approximate adders that reduces resource utilization without changing the accuracy of deep learning algorithms by using the fault tolerance property of deep learning algorithms. As a result, the accuracy dropped by only 0.04% with 4.7% less resource usage.
引用
收藏
页码:286 / 287
页数:2
相关论文
共 50 条
  • [41] Neural Cache: Bit-Serial In-Cache Acceleration of Deep Neural Networks
    Eckert, Charles
    Wang, Xiaowei
    Wang, Jingcheng
    Subramaniyan, Arun
    Iyer, Ravi
    Sylvester, Dennis
    Blaauw, David
    Das, Reetuparna
    2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 383 - 396
  • [42] A Graph-Based Accelerator of Retinex Model with Bit-Serial Computing for Image Processing
    Wei, Zhengzhe
    Mu, Junjie
    Lu, Zhongzhiguang
    Zheng, Yuanjin
    Kim, Tony Tae-Hyoung
    Kim, Bongjin
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [43] BIT-SERIAL SYSTOLIC DIVIDER AND MULTIPLIER FOR FINITE-FIELDS GF(2(M))
    HASAN, MA
    BHARGAVA, VK
    IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (08) : 972 - 980
  • [44] Efficient Bit-Serial Finite Field Montgomery Multiplier in GF(2m)
    Wu, Huapeng
    2014 4TH IEEE INTERNATIONAL CONFERENCE ON INFORMATION SCIENCE AND TECHNOLOGY (ICIST), 2014, : 527 - 530
  • [45] A bit-serial approximate min-sum LDPC decoder and FPGA implementation
    Darabiha, Ahmad
    Carusone, Anthony Chan
    Kschischang, Frank R.
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 149 - +
  • [46] PIMLC: Logic Compiler for Bit-serial Based PIM
    Tang, Chenyu
    Nie, Chen
    Qian, Weikang
    He, Zhezhi
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [47] NEW BIT-SERIAL SYSTOLIC MULTIPLIER FOR GF(2M) USING IRREDUCIBLE TRINOMIALS
    DIAB, M
    POLI, A
    ELECTRONICS LETTERS, 1991, 27 (13) : 1183 - 1184
  • [48] THE VLSI IMPLEMENTATION OF A REED-SOLOMON ENCODER USING BERLEKAMP BIT-SERIAL MULTIPLIER ALGORITHM
    HSU, IS
    REED, IS
    TRUONG, TK
    WANG, K
    YEH, CS
    DEUTSCH, LJ
    IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (10) : 906 - 911
  • [49] A Versatile Reconfigurable Bit-Serial Multiplier Architecture in Finite Fields GF(2m)
    Nikooghadam, Morteza
    Malekian, Ehsan
    Zakerolhosseini, Ali
    ADVANCES IN COMPUTER SCIENCE AND ENGINEERING, 2008, 6 : 227 - 234
  • [50] A bit-serial VLSI processor for Kernel-Based Classifiers
    Madrenas, J
    Moreno, JM
    Cabestany, J
    Seco, J
    NEURAL NETWORKS FOR SIGNAL PROCESSING VI, 1996, : 549 - 558