Bit-Serial multiplier based Neural Processing Element with Approximate adder tree

被引:1
|
作者
Jo, Cheolwon [1 ]
Lee, KwangYeob [2 ]
机构
[1] Seokyeong Univ, Dept Elect & Comp Engn, Seoul, South Korea
[2] Seokyeong Univ, Dept Comp Engn, Seoul, South Korea
关键词
Deep Learning; Accelerator; MOA; LOA; low power;
D O I
10.1109/ISOCC50952.2020.9332993
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Deep learning algorithms are computationally intensive and require dedicated hardware accelerators. Deep learning algorithms repeat multiply-accumulate (MAC) operations. This process produces a large number of partial sums that account for about 60% of the total logic. Therefore, optimizing multi-operand adders (MOA) that add these partial sums can reduce the high resource utilization of deep learning accelerators. This study designed a neural processing element with approximate adders that reduces resource utilization without changing the accuracy of deep learning algorithms by using the fault tolerance property of deep learning algorithms. As a result, the accuracy dropped by only 0.04% with 4.7% less resource usage.
引用
收藏
页码:286 / 287
页数:2
相关论文
共 50 条
  • [1] ON A BIT-SERIAL INPUT AND BIT-SERIAL OUTPUT MULTIPLIER
    GNANASEKARAN, R
    IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (09) : 878 - 880
  • [2] BIT-SERIAL MODULAR MULTIPLIER
    TOMLINSON, A
    ELECTRONICS LETTERS, 1989, 25 (24) : 1664 - 1664
  • [3] HDL Based Implementation of NxN Bit-Serial Multiplier
    Akhter, Shamim
    Chaturvedi, Saurabh
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 470 - 474
  • [4] BIT-SERIAL MULTIPLIER BASED ON JOSEPHSON LATCHING LOGIC
    Moopenn, A.
    Arambula, E. R.
    Lewis, M. J.
    Chan, H. W.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1993, 3 (01) : 2698 - 2701
  • [5] Approximate Computation on Commodity Computers through Bit-Serial Processing
    Zhang, Chuanjun
    Katiyar, Shivangi
    Diamond, Mitch
    Franza, Olivier
    2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
  • [6] The asynchronous counterflow pipeline bit-serial multiplier
    Tosic, MB
    Stojcev, MK
    Maksimovic, DM
    Djordjevic, GL
    JOURNAL OF SYSTEMS ARCHITECTURE, 1998, 44 (12) : 985 - 1004
  • [7] GENES-IV - A BIT-SERIAL PROCESSING ELEMENT FOR A MULTIMODEL NEURAL-NETWORK ACCELERATOR
    IENNE, P
    VIREDAZ, MA
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 9 (03): : 257 - 273
  • [8] An area-efficient bit-serial integer multiplier
    Schimmler, M
    Schmidt, B
    Lang, HW
    Heithecker, S
    VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, 2003, : 131 - 137
  • [9] RECONFIGURABLE TESTABLE BIT-SERIAL MULTIPLIER FOR DSP APPLICATIONS
    BAYOUMI, MA
    YANG, CH
    IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (06): : 517 - 523
  • [10] BIT-SERIAL PARALLEL PROCESSING SYSTEMS
    BATCHER, KE
    IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (05) : 377 - 384