共 50 条
- [3] HDL Based Implementation of NxN Bit-Serial Multiplier 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 470 - 474
- [5] Approximate Computation on Commodity Computers through Bit-Serial Processing 2021 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS), 2021,
- [7] GENES-IV - A BIT-SERIAL PROCESSING ELEMENT FOR A MULTIMODEL NEURAL-NETWORK ACCELERATOR JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 9 (03): : 257 - 273
- [8] An area-efficient bit-serial integer multiplier VLSI'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VLSI, 2003, : 131 - 137
- [9] RECONFIGURABLE TESTABLE BIT-SERIAL MULTIPLIER FOR DSP APPLICATIONS IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1989, 136 (06): : 517 - 523