VFTLP Characteristics of ESD Protection Diodes in Advanced Bulk FinFET Technology

被引：0
|
作者：
Chen, Shih-Hung [1 ]
Linten, Dimitri [1 ]
Scholz, Mirko [1 ]
Hellings, Geert [1 ]
Boschke, Roman [2 ]
Groeseneken, Guido [2 ]
Thean, Aaron [1 ]
机构：
[1] IMEC, Kapeldreef 75, B-3001 Leuven, Belgium
[2] Katholieke Univ Leuven, B-3000 Leuven, Belgium
来源：
2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD) | 2015年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Beyond 20nm nodes, bulk FinFET is the mainstream technology; however, new process options can result in significant impacts on intrinsic ESD performance. In this work, we study on vfTLP characteristics of two types of ESD diodes. The corresponding TCAD simulations bring an in-depth understanding on the physical mechanism of these ESD diodes.
引用
收藏
页数：6
相关论文
共 50 条
  • [1] Design considerations for ESD protection diodes in bulk FinFET technology
    You, Dae-Yeol
    Lee, Jaeho
    Cho, Kang-Il
    IEICE ELECTRONICS EXPRESS, 2025, 22 (06):
  • [2] Understanding ESD Characteristics of GGNMOS in Bulk FinFET Technology
    Chen, Wen-Chieh
    Chen, Shih-Hung
    Hellings, Geert
    Chiarella, Thomas
    Chen, Jie
    Subramanian, Sujith
    Siew, Yong Kong
    Linten, Dimitri
    Groeseneken, Guido
    2020 42ND ANNUAL EOS/ESD SYMPOSIUM (EOS/ESD), 2020,
  • [3] Gated and STI defined ESD diodes in advanced Bulk FinFET technologies
    Chen, S. -H.
    Linten, D.
    Lee, J. -W.
    Scholz, M.
    Hellings, G.
    Sibaja-Hernandez, A.
    Boschke, R.
    Song, M. -H.
    See, Y.
    Groeseneken, Guido
    Thean, A.
    2014 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2014,
  • [4] vfTLP Characteristics of ESD Diodes in Bulk Si Gate-All-Around Vertically Stacked Horizontal Nanowire Technology
    Chen, Shih-Hung
    Hellings, Geert
    Scholz, Mirko
    Linten, Dimitri
    Mertens, Hans
    Ritzenthaler, Romain
    Boschke, Roman
    Groeseneken, Guido
    Mocuta, Anda
    Horiguchi, Naoto
    2017 39TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2017,
  • [5] ESD Protection Design Overview in Advanced SOI and Bulk FinFET Technologies
    Li, You
    Miao, Meng
    Gauthier, Robert
    2020 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2020,
  • [6] ESD nMOSFETs in Advanced Bulk FinFET Technology With Dual S/D Epitaxy
    Chen, Wen-Chieh
    Chen, Shih-Hung
    Chiarella, Thomas
    Hellings, Geert
    Linten, Dimitri
    Groeseneken, Guido
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2022, 69 (09) : 5357 - 5362
  • [7] An On-chip Combo Clamp for Surge and Universal ESD Protection in Bulk FinFET Technology
    Tsai, Ming-Fu
    Tseng, Jen-Chou
    Huang, Chung-Yu
    Chang, Tzu-Heng
    Chen, Kuo-Ji
    Song, Ming-Hsiang
    2016 38TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2016,
  • [8] Towards Optimal ESD Diodes in Next Generation Bulk FinFET and GAA NW Technology Nodes
    Chen, S. -H.
    Hellings, G.
    Linten, D.
    Chiarella, T.
    Mertens, H.
    Boschke, R.
    Mitard, J.
    Kubicek, S.
    Ritzenthaler, R.
    Bury, E.
    Wang, N.
    Groeseneken, G.
    Mocuta, A.
    Horiguchi, N.
    2017 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2017,
  • [9] ESD issues in advanced CMOS bulk and FinFET technologies: Processing, protection devices and circuit strategies
    Russ, Christian
    MICROELECTRONICS RELIABILITY, 2008, 48 (8-9) : 1403 - 1411
  • [10] ESD protection with BIMOS transistor for Bulk & FDSOI advanced CMOS technology
    Galy, Ph
    Bourgeat, J.
    Lim, T.
    Fenouillet-Beranger, C.
    Golanski, D.
    2013 INTERNATIONAL SEMICONDUCTOR CONFERENCE (CAS), VOLS 1-2, 2013, : 171 - 174
12345