共 50 条
- [21] Source/drain engineering for sub 100-nm technology node IIT2002: ION IMPLANTATION TECHNOLOGY, PROCEEDINGS, 2003, : 7 - 12
- [26] Direct-write gold and silicon ablation on a 100-nm scale Conference Proceedings - Lasers and Electro-Optics Society Annual Meeting-LEOS, 1996, : 253 - 254
- [28] Formation of implanted Piezoresistors under 100-nm thick for nanoelectromechanical systems FIFTEENTH IEEE INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS, TECHNICAL DIGEST, 2002, : 360 - 363
- [30] Three paths to improved critical dimension control for patterning 200 nm to 100 nm transistor gates Microelectron Eng, 1 (41-45):