Gate-All-Around Nanowire FETs vs. Triple-Gate FinFETs: on Gate Integrity and Device Characteristics

被引：31
|
作者：
Veloso, A. [1 ]
Cho, M. J. [1 ]
Simoen, E. [1 ]
Hellings, G. [1 ]
Matagne, P. [1 ]
Collaert, N. [1 ]
Thean, A. [1 ]
机构：
[1] Imec, Kapeldreef 75, B-3001 Heverlee, Belgium
来源：
DIELECTRICS FOR NANOSYSTEMS 7: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING | 2016年 / 72卷 / 02期
关键词：
LOW-FREQUENCY-NOISE; BORDER TRAPS; BEHAVIOR;
D O I：
10.1149/07202.0085ecst
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
This work reports a comprehensive evaluation of lateral gate-all-around (GAA) nanowire (NW) FETs vs. triple-gate finFETs, with both types of devices built with various doping schemes, and with GAA-NWFETs outperforming others per footprint. Optimized junctionless (JL) GAA-NWFETs exhibit excellent electrostatics and smaller I-OFF values. They also yield ring oscillators (RO) with substantially lower power dissipation, while showing considerably longer BTI lifetimes. Improved reliability and increased robustness against process variations in the GAA formation module are also obtained for extensionless vs. reference inversion-mode (IM) FETs built with conventional junctions, at comparable device and circuit performance. JL GAA-NWFET devices also show improved on and off state hot carrier (HC) reliability and reduced low frequency (LF) noise, with some of them also exhibiting smaller subthreshold slope (SS) values after HC stress. In addition, further improvements in the noise, reliability and mobility performance of GAA-NWFETs can be obtained by introduction of a TiAl-based EWF-metal in the gate stack.
引用
收藏
页码：85 / 95
页数：11
相关论文
共 50 条
  • [41] Fully gate-all-around silicon nanowire CMOS devices
    Singh, N.
    Buddharaju, K. D.
    Agarwal, A.
    Rustagi, S. C.
    Lo, G. Q.
    Balasubramanian, N.
    Kwong, D. L.
    SOLID STATE TECHNOLOGY, 2008, 51 (05) : 34 - 37
  • [42] Gate-all-around twin silicon nanowire SONOS memory
    Suk, Sung Dae
    Yeo, Kyoung Hwan
    Cho, Keun Hwi
    Li, Ming
    Yeoh, Yun young
    Hong, Ki-Ha
    Kim, Sung-Han
    Koh, Young-Ho
    Jung, Sunggon
    Jang, WonJun
    Kim, Dong-Won
    Park, Donggun
    Ryu, Byung-Il
    2007 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2007, : 142 - +
  • [43] Gate-All-Around Silicon Nanowire Devices: Are these the Future of CMOS?
    Lo, G. Q.
    Singh, N.
    Rustagi, S. C.
    Buddharaju, K. D.
    Balasubramanian, N.
    Kwong, D. L.
    SIGE, GE, AND RELATED COMPOUNDS 3: MATERIALS, PROCESSING, AND DEVICES, 2008, 16 (10): : 729 - 729
  • [44] Modeling and analysis of gate-all-around silicon nanowire FET
    Chen, Xiangchen
    Tan, Cher Ming
    MICROELECTRONICS RELIABILITY, 2014, 54 (6-7) : 1103 - 1108
  • [45] Structure effects in the gate-all-around silicon nanowire MOSFETs
    Liang, Gengchiau
    EDSSC: 2007 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, VOLS 1 AND 2, PROCEEDINGS, 2007, : 129 - 132
  • [46] Parasitic Capacitance Model for Stacked Gate-All-Around Nanosheet FETs
    Sharma, Sanjay
    Sahay, Shubham
    Dey, Rik
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2024, 71 (01) : 37 - 45
  • [47] Transconductance Hump in Vertical Gate-All-Around Tunnel-FETs
    Neves, F. S.
    Agopian, P. G. D.
    Martino, J. A.
    Cretu, B.
    Vandooren, A.
    Rooyackers, R.
    Simoen, E.
    Thean, A.
    Claeys, C.
    2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [48] Total Ionizing Dose Effects on Triple-Gate Fets
    Liu, Shi-Yao
    He, Wei
    Cao, Jim-Min
    Huang, Si-Wen
    Zhao, Xiao-Jin
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 28 - 30
  • [49] Modeling of gate leakage in cylindrical gate-all-around transistors
    Ravi Solanki
    Saniya Minase
    Ashutosh Mahajan
    Rajendra Patrikar
    Journal of Computational Electronics, 2021, 20 : 1694 - 1701
  • [50] Investigation on Cylindrical Gate-All-Around (GAA) Tunnel FETS Scaling
    Kessi, M.
    Benfdila, A.
    Lakhlef, A.
    2017 IEEE 30TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS (MIEL), 2017, : 199 - 202
12345