Gate-All-Around Nanowire FETs vs. Triple-Gate FinFETs: on Gate Integrity and Device Characteristics

被引：31
|
作者：
Veloso, A. [1 ]
Cho, M. J. [1 ]
Simoen, E. [1 ]
Hellings, G. [1 ]
Matagne, P. [1 ]
Collaert, N. [1 ]
Thean, A. [1 ]
机构：
[1] Imec, Kapeldreef 75, B-3001 Heverlee, Belgium
来源：
DIELECTRICS FOR NANOSYSTEMS 7: MATERIALS SCIENCE, PROCESSING, RELIABILITY, AND MANUFACTURING | 2016年 / 72卷 / 02期
关键词：
LOW-FREQUENCY-NOISE; BORDER TRAPS; BEHAVIOR;
D O I：
10.1149/07202.0085ecst
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
This work reports a comprehensive evaluation of lateral gate-all-around (GAA) nanowire (NW) FETs vs. triple-gate finFETs, with both types of devices built with various doping schemes, and with GAA-NWFETs outperforming others per footprint. Optimized junctionless (JL) GAA-NWFETs exhibit excellent electrostatics and smaller I-OFF values. They also yield ring oscillators (RO) with substantially lower power dissipation, while showing considerably longer BTI lifetimes. Improved reliability and increased robustness against process variations in the GAA formation module are also obtained for extensionless vs. reference inversion-mode (IM) FETs built with conventional junctions, at comparable device and circuit performance. JL GAA-NWFET devices also show improved on and off state hot carrier (HC) reliability and reduced low frequency (LF) noise, with some of them also exhibiting smaller subthreshold slope (SS) values after HC stress. In addition, further improvements in the noise, reliability and mobility performance of GAA-NWFETs can be obtained by introduction of a TiAl-based EWF-metal in the gate stack.
引用
收藏
页码：85 / 95
页数：11
相关论文
共 50 条
  • [21] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Dong, Xiaoqiao
    Li, Ming
    Zhang, Wanrong
    Yang, Yuancheng
    Chen, Gong
    Sun, Shuang
    Wang, Jianing
    Xu, Xiaoyan
    An, Xia
    SCIENCE CHINA-INFORMATION SCIENCES, 2020, 63 (10)
  • [22] Tunneling Leakage Current of Gate-All-Around Nanowire Junctionless Transistor with an Auxiliary Gate
    Zhao, Linyuan
    Chen, Wenjie
    Liang, Renrong
    Liu, Yu
    Xu, Jun
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [23] Analysis of gate-induced drain leakage in gate-all-around nanowire transistors
    Sun, Yabin
    Tang, Yaxin
    Li, Xiaojin
    Shi, Yanling
    Wang, Teng
    Xu, Jun
    Liu, Ziyu
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2020, 19 (04) : 1463 - 1470
  • [24] Effective gate length model for asymmetrical gate-all-around silicon nanowire transistors
    Xiaoqiao DONG
    Ming LI
    Wanrong ZHANG
    Yuancheng YANG
    Gong CHEN
    Shuang SUN
    Jianing WANG
    Xiaoyan XU
    Xia AN
    Science China(Information Sciences), 2020, 63 (10) : 288 - 290
  • [25] Comparative Study on the Structural Dependence of Logic Gate Delays in Double-Gate and Triple-Gate FinFETs
    Kim, Kwan Young
    Jang, Jae Man
    Yun, Dae Youn
    Kim, Dong Myong
    Kim, Dae Hwan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2010, 10 (02) : 134 - 142
  • [26] Channel Stress and Ballistic Performance Advantages of Gate-All-Around FETs and Inserted-Oxide FinFETs
    Connelly, Daniel
    Zheng, Peng
    Liu, Tsu-Jae King
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2017, 16 (02) : 209 - 216
  • [27] Compact Modeling for Gate-All-Around Nanowire Tunneling FETs (GAA NW-tFETs)
    Yu, Zhiping
    Li, Ling
    Zhang, Li
    Zhang, Jinyu
    2012 IEEE 11TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT-2012), 2012, : 819 - 822
  • [28] Analytical Compact Modeling of Nanoscale Triple-Gate FinFETs
    Fasarakis, N.
    Tsormpatzoglou, A.
    Tassis, D. H.
    Pappas, I.
    Papathanasiou, K.
    Dimitriadis, C. A.
    2012 16TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2012, : 72 - 75
  • [29] Influence of Temperature on the Operation of Strained Triple-Gate FinFETs
    Pavanello, M. A.
    Martino, J. A.
    Simoen, E.
    Rooyackers, R.
    Collaert, N.
    Claeys, C.
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 55 - +
  • [30] SUPPRESSION OF CORNER EFFECTS IN TRIPLE-GATE BULK FINFETS
    Poljak, Mirko
    Jovanovic, Vladimir
    Suligoj, Tomislav
    EUROCON 2009: INTERNATIONAL IEEE CONFERENCE DEVOTED TO THE 150 ANNIVERSARY OF ALEXANDER S. POPOV, VOLS 1- 4, PROCEEDINGS, 2009, : 1219 - +
12345