A New Electrothermally-Aware Methodology for Full-Chip Temperature Optimization

被引：0

作者：

Dong, Gang ^{[1
]}

Leng, Peng ^{[2
]}

Chai, Changchun ^{[2
]}

Yang, Yintang ^{[2
]}

机构：

[1] Xidian Univ, Inst Microelect, Xian 710071, Peoples R China

[2] Xidian Univ, Xian 710071, Peoples R China

来源：

2009 IEEE 8TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS | 2009年

基金：

中国国家自然科学基金;

关键词：

Electrothermal coupling; Temperature; Full chip; Optimization;

D O I：

10.1109/ASICON.2009.5351222

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Due to the fact that there is electrothermal coupling between power, delay, and temperature, the paper presents a new electrothermally-aware methodology for full-chip temperature optimization. The main idea is that characteristics of temperature distribution can be improved dramatically by a certain given delay penalty. As an example, based on HotSpot, the optimization for AMD Athlon 64 processor in 90-nm technology is given in the paper. Simulation results show that the chip temperature and power optimized by the proposed method are decreased, temperature gradient is also reduced(1).

引用

页码：1268 / +

页数：2

共 50 条

[1] An electrothermally-aware full-chip substrate temperature gradient evaluation methodology for leakage dominant technologies with implications for power estimation and hot-spot management
Lin, Sheng-Chih
Banerjee, Kaustav
IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, ICCAD, 2006, : 736 - +
[2] Full-chip source and mask optimization
Tsai, Min-Chun
Hsu, Stephen
Chen, Luoqi
Lu, Yen-Wen
Li, Jiangwei
Chen, Frank
Chen, Hong
Tao, Jun
Chen, Been-Der
Feng, Hanying
Wong, William
Yuan, Wei
Li, Xiaoyang
Li, Zhipan
Li, Liang
Dover, Russell
Liu, Hua-yu
Koonmen, Jim
OPTICAL MICROLITHOGRAPHY XXIV, 2011, 7973
[3] A New Full-Chip Verification Methodology to Prevent CDM Oxide Failures
Etherton, Melanie
Ruth, Scott
Miller, James W.
Agarwal, Rishabh
Bhooshan, Rishi
Ershov, Maxim
Cadjan, Meruzhan
Feinberg, Yuri
Srinivasan, Karthik
Chang, Norman
Liao, Youlin
2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
[4] Full-chip routing optimization with RLC crosstalk budgeting
Xiong, JJ
He, L
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (03) : 366 - 377
[5] Full-chip optimization tool boosts ICs' yield and performance
Electron Des, 2006, 5 (32):
[6] Overview of mixed signal methodology for digital full-chip design/verification
Wong, WS
Gao, XF
Wang, Y
Vishwanathan, S
2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1421 - 1424
[7] TSV Stress-Aware Full-Chip Mechanical Reliability Analysis and Optimization for 3D IC
Jung, Moongon
Mitra, Joydeep
Pan, David Z.
Lim, Sung Kyu
COMMUNICATIONS OF THE ACM, 2014, 57 (01) : 107 - 115
[8] DAMO: Deep Agile Mask Optimization for Full-Chip Scale
Chen, Guojin
Chen, Wanli
Sun, Qi
Ma, Yuzhe
Yang, Haoyu
Yu, Bei
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 41 (09) : 3118 - 3131
[9] MR: A new framework for multilevel full-chip routing
Chang, YW
Lin, SP
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (05) : 793 - 800
[10] New tools offer full-chip design verification
Lipman, J
EDN, 1997, 42 (06) : 26 - 26

← 1 2 3 4 5 →