Low-power adiabatic computing with NMOS energy recovery logic

被引：12

作者：

Kim, C ^{[1
]}

Yoo, SM ^{[1
]}

Kang, SM ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

来源：

ELECTRONICS LETTERS | 2000年 / 36卷 / 16期

关键词：

D O I：

10.1049/el:20000962

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An NMOS energy recovery logic (NERL) scheme is introduced which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic logic and bootstrapping. NERL achieves dramatic energy savings, is insensitive to output load capacitance and is less dependent on the power-clock frequency.

引用

页码：1349 / 1350

页数：2

共 50 条

[41] LOW-POWER BIPOLAR TECHNIQUE BEGETS LOW-POWER LSI LOGIC
XYLANDER, MP
ELECTRONICS, 1972, 45 (16): : 80 - &
[42] Performance Analysis of CNTFET Based Low Energy and Low Power Adiabatic Logic Design
Kashti, Vipin
Bhaskar, Mahajan Sagar
Padmanaban, Sanjeevikumar
Charola, Shreyas
Fedak, Viliam
PROCEEDINGS OF THE 2017 IEEE SECOND INTERNATIONAL CONFERENCE ON ELECTRICAL, COMPUTER AND COMMUNICATION TECHNOLOGIES (ICECCT), 2017,
[43] A novel low-power adiabatic SRAM with an energy-efficient line driver
Hu, HP
Zhang, WQ
Xia, YH
2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1151 - 1155
[44] A low-power adiabatic driver system for AMLCDs
Lal, R
Athas, W
Svensson, L
2000 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, 2000, : 198 - 201
[45] Special Session: A Novel Low-Power and Energy-Efficient Adiabatic Logic-In-Memory Architecture Using CMOS/MTJ
Thapliyal, Himanshu
Kumar, S. Dinesh
2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 25 - 28
[46] Low-Power Supply Circuit Using Off-Chip Resonant Circuit for Adiabatic Logic
Takahashi, Yasuhiro
Sato, Hisao
ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2015, 98 (03) : 1 - 8
[47] Superconductor Logic Goes Low-Power
Courtland, Rachel
IEEE SPECTRUM, 2011, 48 (07) : 18 - 20
[48] A low-power threshold logic family
Padure, M
Cotofana, S
Vassiliadis, S
Dan, C
Bodea, M
ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 657 - 660
[49] Low Power Vedic Multiplier Using Energy Recovery Logic
Sangani, Hardik
Modi, Tanay M.
Bhaaskaran, V. S. Kanchana
2014 INTERNATIONAL CONFERENCE ON ADVANCES IN COMPUTING, COMMUNICATIONS AND INFORMATICS (ICACCI), 2014, : 640 - 644
[50] Design of the Approved Low Power Energy Recovery Logic Circuit
Shi, Jianying
Li, Huiya
Xu, Yanbin
NANOTECHNOLOGY AND PRECISION ENGINEERING, PTS 1 AND 2, 2013, 662 : 851 - +

← 1 2 3 4 5 →