Low-power adiabatic computing with NMOS energy recovery logic

被引：12

作者：

Kim, C ^{[1
]}

Yoo, SM ^{[1
]}

Kang, SM ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

来源：

ELECTRONICS LETTERS | 2000年 / 36卷 / 16期

关键词：

D O I：

10.1049/el:20000962

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An NMOS energy recovery logic (NERL) scheme is introduced which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic logic and bootstrapping. NERL achieves dramatic energy savings, is insensitive to output load capacitance and is less dependent on the power-clock frequency.

引用

页码：1349 / 1350

页数：2

共 50 条

[31] A bootstrapped switch for nMOS reversible energy recovery logic for low-voltage applications
Kim, Seokkee
Chae, Soo-Ik
IEICE TRANSACTIONS ON ELECTRONICS, 2006, E89C (05) : 649 - 652
[32] Design of low-power clock generator synchronized with AC power for adiabatic dynamic CMOS logic
Cho, Seung-Il
Kim, Seong-Kweon
Harada, Tomochika
Yokoyama, Michio
IEICE ELECTRONICS EXPRESS, 2013, 10 (20):
[33] Low-power, low-noise adder design with pass-transistor adiabatic logic
Mahmoodi-Meimand, H
Afzali-Kusha, A
ICM 2000: PROCEEDINGS OF THE 12TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2000, : 61 - 64
[34] Low power NMOS CPAL circuits and adiabatic sequential circuits
Hu, HP
Xia, YH
Dong, HY
PROCEEDINGS OF THE IEEE 6TH CIRCUITS AND SYSTEMS SYMPOSIUM ON EMERGING TECHNOLOGIES: FRONTIERS OF MOBILE AND WIRELESS COMMUNICATION, VOLS 1 AND 2, 2004, : 233 - 236
[35] A new type of low-power adiabatic circuit with complementary pass-transistor logic
Hu, JP
Cen, LZ
Liu, X
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 1235 - 1238
[36] Extremely low-power logic
Piguet, C
Gautier, J
Heer, C
O'Connor, I
Schlichtmann, U
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 656 - 661
[37] Ultra Low-Power Computation via Graphene-Based Adiabatic Logic Gates
Miryala, Sandeep
Calimera, Andrea
Macii, Enrico
Poncino, Massimo
2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 365 - 371
[38] Adiabatic circuits for low power logic
Akers, LA
Suram, R
2002 45TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II, CONFERENCE PROCEEDINGS, 2002, : 286 - 289
[39] Improved energy recovery logic for low power computation
Dai, HY
Zhou, RD
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1740 - 1743
[40] Spintronics for Low-Power Computing
Zhang, Yue
Zhao, Weisheng
Klein, Jacques-Olivier
Kang, Wang
Querlioz, Damien
Zhang, Youguang
Ravelosona, Dafine
Chappert, Claude
2014 DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION (DATE), 2014,

← 1 2 3 4 5 →