Low-power adiabatic computing with NMOS energy recovery logic

被引：12

作者：

Kim, C ^{[1
]}

Yoo, SM ^{[1
]}

Kang, SM ^{[1
]}

机构：

[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA

来源：

ELECTRONICS LETTERS | 2000年 / 36卷 / 16期

关键词：

D O I：

10.1049/el:20000962

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An NMOS energy recovery logic (NERL) scheme is introduced which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic logic and bootstrapping. NERL achieves dramatic energy savings, is insensitive to output load capacitance and is less dependent on the power-clock frequency.

引用

页码：1349 / 1350

页数：2

共 50 条

[21] Error Immune Logic for Low-Power Probabilistic Computing
Marr, Bo
George, Jason
Degnan, Brian
Anderson, David V.
Hasler, Paul
VLSI DESIGN, 2010, 2010
[22] Analysis and design of an efficient complementary energy path adiabatic logic for low-power system applications
Gong, Cihun-Siyong Alex
Shiue, Muh-Tian
Hong, Ci-Tong
Su, Chun-Hsien
Yao, Kai-Wen
20TH ANNIVERSARY IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2007, : 247 - 250
[23] IAPDL-based low-power adiabatic programmable logic array
Lau, KT
Liu, F
MICROELECTRONICS JOURNAL, 2000, 31 (04) : 235 - 238
[24] A low-power compact switched output adiabatic logic (CSOAL) family
Liu, F
Lau, KT
Siek, L
Chan, PK
INTERNATIONAL JOURNAL OF ELECTRONICS, 1999, 86 (03) : 323 - 328
[25] Investigation of Wirelessly Powered Circuit for Low-Power Adiabatic Logic Circuits
Sakai, Masashi
Sekine, Toshikazu
Takahashi, Yasuhiro
2015 ASIA-PACIFIC MICROWAVE CONFERENCE (APMC), VOLS 1-3, 2015,
[26] Energy recovery design for low-power ASICs
Ziesler, CH
Kim, J
Papaefthymiou, MC
Kim, S
IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 424 - 427
[27] Low-Power Sequential Circuit Using Single Phase Adiabatic Dynamic Logic
Chanda, M.
Dandapat, A.
Rahaman, H.
2009 4TH INTERNATIONAL CONFERENCE ON COMPUTERS AND DEVICES FOR COMMUNICATION (CODEC 2009), 2009, : 53 - +
[28] Design and Analysis of Low-Power Adiabatic Logic Circuits by Using CNTFET Technology
Ajay Kumar Dadoria
Kavita Khare
Circuits, Systems, and Signal Processing, 2019, 38 : 4338 - 4356
[29] Design and Analysis of Low-Power Adiabatic Logic Circuits by Using CNTFET Technology
Dadoria, Ajay Kumar
Khare, Kavita
CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (09) : 4338 - 4356
[30] Design of the ultra low-power synchronizer using ADCL buffer for adiabatic logic
Cho, Seung-Il
Harada, Tomochika
Yokoyama, Michio
IEICE ELECTRONICS EXPRESS, 2012, 9 (20): : 1576 - 1585

← 1 2 3 4 5 →