Low-power adiabatic computing with NMOS energy recovery logic

被引:12
|
作者
Kim, C [1 ]
Yoo, SM [1 ]
Kang, SM [1 ]
机构
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
关键词
D O I
10.1049/el:20000962
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An NMOS energy recovery logic (NERL) scheme is introduced which exhibits high throughput with low energy consumption due to efficient energy transfer and recovery using adiabatic logic and bootstrapping. NERL achieves dramatic energy savings, is insensitive to output load capacitance and is less dependent on the power-clock frequency.
引用
收藏
页码:1349 / 1350
页数:2
相关论文
共 50 条
  • [1] Low-Power Adiabatic Computing with Improved Quasistatic Energy Recovery Logic
    Upadhyay, Shipra
    Nagaria, R. K.
    Mishra, R. A.
    VLSI DESIGN, 2013, Hindawi Limited, 410 Park Avenue, 15th Floor, 287 pmb, New York, NY 10022, United States (2013)
  • [2] Approximate Adiabatic Logic for Low-Power and Secure Edge Computing
    Yang, Wu
    Thapliyal, Himanshu
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2022, 11 (01) : 88 - 93
  • [3] Low-Power and Energy-Efficient Full Adders With Approximate Adiabatic Logic for Edge Computing
    Yang, Wu
    Thapliyal, Himanshu
    2020 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI 2020), 2020, : 312 - 315
  • [4] Adiabatic Capacitive Logic: a paradigm for low-power logic
    Pillonnet, G.
    Fanet, H.
    Houri, S.
    2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017, : 2767 - 2770
  • [5] High efficient energy recovery logic for adiabatic computing
    Dai, HG
    Zhou, RD
    Ge, YQ
    2001 4TH INTERNATIONAL CONFERENCE ON ASIC PROCEEDINGS, 2001, : 858 - 861
  • [6] NMOS energy recovery logic
    Kim, C
    Yoo, SM
    Kang, SM
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 310 - 313
  • [7] Cascadable adiabatic logic circuits for low-power applications
    Reddy, N. S. S.
    Satyam, M.
    Kishore, K. L.
    IET CIRCUITS DEVICES & SYSTEMS, 2008, 2 (06) : 518 - 526
  • [8] An adiabatic differential logic for low-power digital systems
    Lo, CK
    Chan, PCH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 1999, 46 (09) : 1245 - 1250
  • [9] Adiabatic differential logic for low-power digital systems
    Lo, Chun-Keung
    Chan, Philip C.H.
    IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999, 46 (09): : 1245 - 1250
  • [10] Clocked CMOS Adiabatic Logic with Low-Power Dissipation
    Li, He
    Zhang, Yimeng
    Yoshihara, Tsutomu
    2013 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2013, : 64 - 67