A blind identification algorithm for digital calibration of pipelined ADC

被引:0
|
作者
Le, J [1 ]
Parthasarathy, KL [1 ]
Kuyel, T [1 ]
Chen, DG [1 ]
Geiger, R [1 ]
机构
[1] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A blind identification based algorithm for digital calibration of pipelined ADC is discussed in this paper. In contrast to traditional approaches that use one highly precise input stimulus to characterize the device, the approach adopted here is based on providing multiple inputs with nonlinearities of separated spectrum to the device-under-test (DUT). A correction code for each output of ADC is determined, which is then used to calibrate the device. Simulation results show that by using the algorithm, trip point error of a 16-bit pipelined ADC with original INL of hundreds of LSBs can be decreased to less than 1 LSB, while input signals of 6-bit linearity are identified to more than 12-bit accuracy. The relaxed requirement of the input signal makes it practical to be generated on-chip and hence is a promising solution for analog and mixed-signal built-in self-test (AMBIST).
引用
收藏
页码:278 / 281
页数:4
相关论文
共 50 条
  • [41] A 10-Bit 300-MS/s Pipelined ADC With Digital Calibration and Digital Bias Generation
    Fang, Bing-Nan
    Wu, Jieh-Tsorng
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2013, 48 (03) : 670 - 683
  • [42] A blind digital background calibration for all-digital VCO-based ADC
    Yuke Zhang
    Kamal El-Sankary
    Jianjun Zhou
    Analog Integrated Circuits and Signal Processing, 2018, 97 : 387 - 394
  • [43] A blind digital background calibration for all-digital VCO-based ADC
    Zhang, Yuke
    El-Sankary, Kamal
    Zhou, Jianjun
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 97 (02) : 387 - 394
  • [44] Digital Background-Calibration Algorithm for "Split ADC" Architecture
    McNeill, John A.
    Coln, Michael C. W.
    Brown, D. Richard
    Larivee, Brian J.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2009, 56 (02) : 294 - 306
  • [45] A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration
    Grace, CR
    Hurst, PJ
    Lewis, SH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (05) : 1038 - 1046
  • [46] A Digital Background Calibration Algorithm of Time-Interleaved ADC
    Yin, Yongsheng
    Li, Jiayu
    Chen, Hongmei
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 64 - 67
  • [47] 14-bit 20-MS/s pipelined ADC with digital distortion calibration
    Daito, Mutsuo
    Matsui, Hirofumi
    Ueda, Masaya
    Iizuka, Kunihiko
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (11) : 2417 - 2423
  • [48] PN-Assisted Deterministic Digital Background Calibration of Multistage Split-Pipelined ADC
    Sarkar, Sudipta
    Zhou, Yuan
    Elies, Brian
    Chiu, Yun
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2015, 62 (03) : 654 - 661
  • [49] A 12b 80MS/s pipelined ADC with bootstrapped digital calibration
    Grace, CR
    Hurst, PJ
    Lewis, SH
    2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 : 460 - 461
  • [50] A 14-bit 20-MS/s pipelined ADC with digital distortion calibration
    Daito, Mutsuo
    Matsui, Hirofumi
    Ueda, Masaya
    Iizuka, Kunihiko
    2005 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2005, : 61 - 64