A blind identification algorithm for digital calibration of pipelined ADC

被引:0
|
作者
Le, J [1 ]
Parthasarathy, KL [1 ]
Kuyel, T [1 ]
Chen, DG [1 ]
Geiger, R [1 ]
机构
[1] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A blind identification based algorithm for digital calibration of pipelined ADC is discussed in this paper. In contrast to traditional approaches that use one highly precise input stimulus to characterize the device, the approach adopted here is based on providing multiple inputs with nonlinearities of separated spectrum to the device-under-test (DUT). A correction code for each output of ADC is determined, which is then used to calibrate the device. Simulation results show that by using the algorithm, trip point error of a 16-bit pipelined ADC with original INL of hundreds of LSBs can be decreased to less than 1 LSB, while input signals of 6-bit linearity are identified to more than 12-bit accuracy. The relaxed requirement of the input signal makes it practical to be generated on-chip and hence is a promising solution for analog and mixed-signal built-in self-test (AMBIST).
引用
收藏
页码:278 / 281
页数:4
相关论文
共 50 条
  • [21] DIGITAL BACKGROUND CALIBRATION OF CAPACITOR MISMATCHES AND HARMONIC DISTORTION IN PIPELINED ADC
    Wu Chubin
    Zhang Zhang
    Gao Shanqing
    Yu Changhu
    Xie Guangjun
    JournalofElectronics(China), 2013, 30 (03) : 299 - 307
  • [22] A 14-bit Pipelined ADC with Digital Background Nonlinearity Calibration
    Li, Weitao
    Sun, Cao
    Li, Fule
    Wang, Zhihua
    2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2448 - 2451
  • [23] A Fast Digital Calibration Algorithm for Pipeline ADC
    Huang, Shangming
    Lin, Wei
    Deng, Honghui
    Yang, Gang
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 60 - 63
  • [24] Digital background calibration algorithm for pipelined ADC based on time-delay neural network with genetic algorithm feature selection
    Yin, Yongsheng
    Li, Long
    Li, Jiashen
    Song, Yukun
    Deng, Honghui
    Chen, Hongmei
    Wu, Luotian
    Li, Muqi
    Meng, Xu
    INTEGRATION-THE VLSI JOURNAL, 2025, 100
  • [25] Digital Calibration of Inter-Stage Nonlinear Errors in Pipelined SAR ADC
    Zhou, Yuan
    Chiu, Yun
    2013 IEEE 56TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2013, : 677 - 680
  • [26] Digital Background Calibration for pipelined ADC and Implementation of Full FPGA Verification Platform
    Zhu, Yi-Long
    Yin, Yong-Sheng
    Wang, Ming
    Ni, Wei
    2012 5TH INTERNATIONAL CONGRESS ON IMAGE AND SIGNAL PROCESSING (CISP), 2012, : 1435 - 1438
  • [27] A Single Channel Split ADC Structure for Digital Background Calibration in Pipelined ADCs
    Montazerolghaem, Mohammad Ali
    Moosazadeh, Tohid
    Yavari, Mohammad
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (04) : 1563 - 1567
  • [28] Digital error correction and calibration of gain non-linearities in a pipelined ADC
    Ravindran, A
    Savla, A
    Leonard, J
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1 - 4
  • [29] A robust and simple two-mode digital calibration technique for pipelined ADC
    Yin Xiumei
    Zhao Nan
    Kobenge, Sekedi Bomeh
    Yang Huazhong
    JOURNAL OF SEMICONDUCTORS, 2011, 32 (03)
  • [30] A Digital Calibration Technique For Multi-Bit-Per-Stage Pipelined ADC
    He, Yajuan
    Wang, Song
    Ling, Qi
    Li, Qiang
    2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 492 - 495