A blind identification algorithm for digital calibration of pipelined ADC

被引:0
|
作者
Le, J [1 ]
Parthasarathy, KL [1 ]
Kuyel, T [1 ]
Chen, DG [1 ]
Geiger, R [1 ]
机构
[1] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A blind identification based algorithm for digital calibration of pipelined ADC is discussed in this paper. In contrast to traditional approaches that use one highly precise input stimulus to characterize the device, the approach adopted here is based on providing multiple inputs with nonlinearities of separated spectrum to the device-under-test (DUT). A correction code for each output of ADC is determined, which is then used to calibrate the device. Simulation results show that by using the algorithm, trip point error of a 16-bit pipelined ADC with original INL of hundreds of LSBs can be decreased to less than 1 LSB, while input signals of 6-bit linearity are identified to more than 12-bit accuracy. The relaxed requirement of the input signal makes it practical to be generated on-chip and hence is a promising solution for analog and mixed-signal built-in self-test (AMBIST).
引用
收藏
页码:278 / 281
页数:4
相关论文
共 50 条
  • [31] A robust and simple two-mode digital calibration technique for pipelined ADC
    殷秀梅
    赵南
    玻梅
    杨华中
    半导体学报, 2011, 32 (03) : 81 - 87
  • [32] All-Digital Background Calibration of a Pipelined-SAR ADC Using the "Split ADC" Architecture
    Zhou, Jingpeng
    Wang, Peng
    Luo, Zhiqiang
    Li, Fule
    2023 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS, 2023,
  • [33] Blind-LMS Based Digital Background Calibration for a 14-Bit 200-MS/s Pipelined ADC
    He, Yajuan
    Chen, Bo
    Li, Qiang
    2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 348 - 351
  • [34] True background calibration technique for pipelined ADC
    Sonkusale, S
    Van der Spiegel, J
    Nagaraj, K
    ELECTRONICS LETTERS, 2000, 36 (09) : 786 - 788
  • [35] A 12-bit 100 MS/s pipelined ADC with digital background calibration
    Zhou Liren
    Luo Lei
    Ye Fan
    Xu Jun
    Ren Junyan
    JOURNAL OF SEMICONDUCTORS, 2009, 30 (11)
  • [36] An Ultrasonic Echo-signal Based Digital Background Calibration for Pipelined SAR ADC
    Kim, Nam-Kyu
    Um, Ji-Yong
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2019, 19 (06) : 561 - 570
  • [37] Background capacitor mismatch calibration for pipelined ADC
    El-Sankary, K
    Sawan, M
    Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 164 - 167
  • [38] Radix Based Digital Calibration Technique for Pipelined ADC Using Nyquist Sampling of Sinusoid
    Roy, Sounak
    Sahoo, Bibhudatta
    Banerjee, Swapna
    2012 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 2012), 2012,
  • [39] A 12-bit 100 MS/s pipelined ADC with digital background calibration
    周立人
    罗磊
    叶凡
    许俊
    任俊彦
    半导体学报, 2009, 30 (11) : 109 - 113
  • [40] Background Calibration Algorithm for Pipelined ADC with Open-Loop Residue Amplifier using Split ADC Structure
    Yagi, Takuya
    Usui, Kunihiko
    Matsuura, Tatsuji
    Uemori, Satoshi
    Tan, Yohei
    Ito, Satoshi
    Kobayashi, Haruo
    PROCEEDINGS OF THE 2010 IEEE ASIA PACIFIC CONFERENCE ON CIRCUIT AND SYSTEM (APCCAS), 2010, : 200 - 203