An approach to high-level synthesis system validation using formally verified transformations

被引：4

作者：

Radhakrishnan, R ^{[1
]}

Teica, E ^{[1
]}

Vemuri, R ^{[1
]}

机构：

[1] Univ Cincinnati, Dept ECECS, Cincinnati, OH 45221 USA

来源：

IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS | 2000年

关键词：

D O I：

10.1109/HLDVT.2000.889564

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Complexity of advanced high-level synthesis algorithms call be attributed to design quality concerns. However, this complexity may lead to software are errors in their implementations which ma?, adversely impact design correctness. Transformational synthesis is a synthesis methodology where localized, behavior-presenting register transfer level (RTL) transformations are used to obtain a correct and constraint satisfying RTL design. This paper presents the novel we of a set of such transformations ill validating an existing non-transformational synthesis system by discovering and to some extent isolating software errors.

引用

页码：80 / 85

页数：6

共 50 条

[31] Equivalence Checking of Scheduling with Speculative Code Transformations in High-Level Synthesis
Lee, Chi-Hui
Shih, Che-Hua
Huang, Juinn-Dar
Jou, Jing-Yang
2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
[32] AN OPTIMAL SCHEDULING APPROACH USING LOWER-BOUND IN HIGH-LEVEL SYNTHESIS
OHM, SY
KURDAHI, FJ
JHON, CS
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 231 - 236
[33] New Solutions for System-Level and High-Level Synthesis
Zuo, Wei
Zheng, Hongbin
Gurumani, Swathi T.
Rupnow, Kyle
Chen, Deming
2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 71 - 74
[34] High-level synthesis using a genetic algorithm
Ohmori, Kenji
2000, Scripta Technica Inc, New York, NY, United States (83):
[35] High-level synthesis using a genetic algorithm
Ohmori, K
ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2000, 83 (04): : 24 - 32
[36] Design and Verification Using High-Level Synthesis
Takach, Andres
2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 198 - 203
[37] A FORMAL APPROACH TO THE SCHEDULING PROBLEM IN HIGH-LEVEL SYNTHESIS
HWANG, CT
LEE, JH
HSU, YC
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (04) : 464 - 475
[38] A data-centric approach to high-level synthesis
Tarafdar, S
Leeser, M
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (11) : 1251 - 1267
[39] An integrated approach to thermal management in high-level synthesis
Mukherjee, Rajarshi
Memik, Seda Ogrenci
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (11) : 1165 - 1174
[40] Valid transformations: A new class of loop transformations for high-level synthesis and pipelined scheduling applications
Rim, M
Jain, R
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1996, 7 (04) : 399 - 410

← 1 2 3 4 5 →