An approach to high-level synthesis system validation using formally verified transformations

被引：4

作者：

Radhakrishnan, R ^{[1
]}

Teica, E ^{[1
]}

Vemuri, R ^{[1
]}

机构：

[1] Univ Cincinnati, Dept ECECS, Cincinnati, OH 45221 USA

来源：

IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS | 2000年

关键词：

D O I：

10.1109/HLDVT.2000.889564

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

Complexity of advanced high-level synthesis algorithms call be attributed to design quality concerns. However, this complexity may lead to software are errors in their implementations which ma?, adversely impact design correctness. Transformational synthesis is a synthesis methodology where localized, behavior-presenting register transfer level (RTL) transformations are used to obtain a correct and constraint satisfying RTL design. This paper presents the novel we of a set of such transformations ill validating an existing non-transformational synthesis system by discovering and to some extent isolating software errors.

引用

页码：80 / 85

页数：6

共 50 条

[1] Resource Sharing for Verified High-Level Synthesis
Pardalos, Michalis
Herklotz, Yann
Wickerson, John
2022 IEEE 30TH INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2022), 2022, : 39 - 44
[2] Hyperblock Scheduling for Verified High-Level Synthesis
Herklotz, Yann
Wickerson, John
PROCEEDINGS OF THE ACM ON PROGRAMMING LANGUAGES-PACMPL, 2024, 8 (PLDI):
[3] RESCHEDULING TRANSFORMATIONS FOR HIGH-LEVEL SYNTHESIS
PAPACHRISTOU, CA
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 766 - 769
[4] Translation Validation of High-Level Synthesis
Kundu, Sudipta
Lerner, Sorin
Gupta, Rajesh K.
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (04) : 566 - 579
[5] On multiple-voltage high-level synthesis using algorithmic transformations
Dung, LR
Yang, HC
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2004, E87A (12) : 3100 - 3108
[6] On multiple-voltage high-level synthesis using algorithmic transformations
Yang, Hsueh-Chih
Dung, Lan-Rong
ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 872 - 876
[7] HIGH-LEVEL DSP SYNTHESIS USING CONCURRENT TRANSFORMATIONS, SCHEDULING, AND ALLOCATION
WANG, CY
PARHI, KK
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) : 274 - 295
[8] Flexible High-Level Synthesis Library for Linear Transformations
Zhao, Wuqiong
Li, Changhan
Ji, Zhenhao
Guo, Zhichen
Chen, Xuanbo
You, You
Huang, Yongming
You, Xiaohu
Zhang, Chuan
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2024, 71 (07) : 3348 - 3352
[9] BEHAVIOR-PRESERVING TRANSFORMATIONS FOR HIGH-LEVEL SYNTHESIS
CAMPOSANO, R
LECTURE NOTES IN COMPUTER SCIENCE, 1990, 408 : 106 - 128
[10] HIGH-LEVEL ALGORITHM AND ARCHITECTURE TRANSFORMATIONS FOR DSP SYNTHESIS
PARHI, KK
JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 9 (1-2): : 121 - 143

← 1 2 3 4 5 →