Two level compact simulation methodology for timing analysis of power-switched circuits

被引：0
|
作者：
Henzler, S
Georgakos, G
Berthold, J
Schmitt-Landsiedel, D
机构：
[1] Tech Univ Munich, D-80290 Munich, Germany
[2] Infineon Technol AG, Corp Log, D-81541 Munich, Germany
来源：
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2004年 / 3254卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Standby-power dissipation in ultra-deep submicron CMOS can be reduced by power switching. As the cut-off device has a strong impact on area consumption, minimum power-down time, signal delay and leakage suppression, a proper sizing of this device is of general importance. Therefore a two level compact simulation methodology is proposed which provides fast and accurate CAD support to the switch design task.
引用
收藏
页码：789 / 798
页数：10
相关论文
共 50 条
  • [31] Linear timing analysis of SOC synchronous circuits with level-sensitive latches
    Taskin, B
    Kourtev, IS
    15TH ANNUAL IEEE INTERNATIONAL ASIC/SOC CONFERENCE, PROCEEDINGS, 2002, : 358 - 362
  • [32] Fast Timing Analysis of Transistor-Level Full Custom Digital Circuits
    Lee, Jingon
    Jung, Jinwook
    Shin, Youngsoo
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [33] Linearization of the timing analysis and optimization of level-sensitive digital synchronous circuits
    Taskin, B
    Kourtev, IS
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (01) : 12 - 27
  • [34] Algorithm driven Power-Timing Optimization Methodology for CMOS Digital Circuits considering PVTA Variations
    Kalluru, Hema Sai
    Saha, Prasenjit
    Zahra, Andleeb
    Abbas, Zia
    2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
  • [35] Incremental Circuit Simulation for MOSFET Circuits by Using Iterated Timing Analysis Algorithm
    Chen, Chun-Jung
    INTERNATIONAL CONFERENCE ON GRAPHIC AND IMAGE PROCESSING (ICGIP 2011), 2011, 8285
  • [36] Including power supply variations into static timing analysis: Methodology and flow
    Graziano, M
    Forzan, C
    Pandini, D
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2005, : 229 - 232
  • [37] Transistor-level timing analysis using embedded simulation
    Kulshreshtha, P
    Palermo, R
    Mortazavi, M
    Bamji, C
    Yalcin, H
    ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, 2000, : 344 - 348
  • [38] Transistor-level sizing and timing verification of domino circuits in the power PC(TM) microprocessor
    Dharchoudhury, A
    Blaauw, D
    Norton, J
    Pullela, S
    Dunning, J
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1997, : 143 - 148
  • [39] FUNCTIONAL-LEVEL SIMULATION OF SWITCHED-CAPACITOR CIRCUITS WITH NONIDEAL SWITCHES AND OPERATIONAL-AMPLIFIERS
    GIANNOPOULOS, D
    WONG, S
    LISH, A
    PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 623 - 626
  • [40] Faithful dynamic timing analysis of digital circuits using continuous thresholded mode-switched ODEs
    Ferdowsi, Arman
    Fugger, Matthias
    Nowak, Thomas
    Schmid, Ulrich
    Drmota, Michael
    NONLINEAR ANALYSIS-HYBRID SYSTEMS, 2025, 56
12345