Two level compact simulation methodology for timing analysis of power-switched circuits

被引：0

作者：

Henzler, S

Georgakos, G

Berthold, J

Schmitt-Landsiedel, D

机构：

[1] Tech Univ Munich, D-80290 Munich, Germany

[2] Infineon Technol AG, Corp Log, D-81541 Munich, Germany

来源：

INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION | 2004年 / 3254卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Standby-power dissipation in ultra-deep submicron CMOS can be reduced by power switching. As the cut-off device has a strong impact on area consumption, minimum power-down time, signal delay and leakage suppression, a proper sizing of this device is of general importance. Therefore a two level compact simulation methodology is proposed which provides fast and accurate CAD support to the switch design task.

引用

页码：789 / 798

页数：10

共 50 条

[1] Simulation of switched-mode power electronic circuits
Baha, B
INTERNATIONAL CONFERENCE ON SIMULATION '98, 1998, (457): : 209 - 214
[2] A power estimation methodology for QDI asynchronous circuits based on high-level simulation
Niknahad, Mahtab
Ghavami, Behnam
Najibi, Mehrdad
Pedram, Hossein
IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2007, : 471 - +
[3] Power Analysis Methodology for Secure Circuits
Gomina, Kamil
Rigaud, Jean-Baptiste
Gendrier, Philippe
Candelier, Philippe
Tria, Assia
PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 102 - 107
[4] Electrothermal simulation methodology for power devices and integrated circuits
Vales, P
Dorkel, JM
PROCEEDINGS OF THE 1996 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 1996, : 118 - 121
[5] Electrothermal simulation methodology for power devices and integrated circuits
Vales, P
Dorkel, JM
SISPAD '96 - 1996 INTERNATIONAL CONFERENCE ON SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES, 1996, : 109 - 110
[6] SWITCH-LEVEL TIMING SIMULATION OF BIPOLAR ECL CIRCUITS
YANG, AT
CHANG, YH
SAAB, DG
HAJJ, IN
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (04) : 516 - 530
[7] Simulation and analysis of noise in switched capacitor amplifier circuits
Forbes, L
Gopalakrlshnan, H
Wanalertlak, W
2005 IEEE Workshop on Microelectronics and Electron Devices, 2005, : 55 - 58
[8] Switched mode power supply design for low level logic circuits
Gurnett, KW
MICROELECTRONICS JOURNAL, 1996, 27 (2-3) : R2 - R4
[9] Switched mode power supply design for low level logic circuits
Microelectron J, 2-3 (ii-iv):
[10] A novel virtual prototyping methodology for timing-accurate simulation of AMS circuits
Vallone, Teo
Hasou, Hayri Verner
Colizzi, Ernesto
Vinco, Sara
Zoni, Davide
2024 25TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, ISQED 2024, 2024,

← 1 2 3 4 5 →