共 50 条
- [31] A 0.11 μm CMOS technology with copper and very-low-k interconnects for high-performance system-on-a chip cores INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 559 - 562
- [33] Copper-diffusion-resistance treatment by NH3 plasma for organic low-k methylsilsesquioxane/copper interface INTERCONNECT AND CONTACT METALLIZATION FOR ULSI, 2000, 99 (31): : 232 - 240
- [35] Integration of Cu/low-k Dual-Damascene Interconnects with a Porous PAE/SiOC Hybrid Structure for 65nm-node High Performance eDRAM Kanamura, R. (Rvuichi.Kanamura@in.sonv.com), 1600, (Institute of Electrical and Electronics Engineers Inc.):
- [36] High performance Cu interconnects capped with full-coverage ALD TaNx layer for Cu/Low-k (k∼2.5) metallization PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 72 - 74
- [37] High-performance 80-nm gate length SOI-CMOS technology with copper and very-low-k interconnects 2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 186 - 189
- [38] Challenges and rewards of low-abrasive copper CMP: Evaluation and integration for single-damascene Cu/Low-k interconnects for the 90nm node ADVANCES IN CHEMICAL-MECHANICAL POLISHING, 2004, 816 : 3 - 14
- [40] <bold>Integration of High Performance and Low Cost Cu/Ultra Low-k SiOC(k=2.0) Interconnects with Self-formed Barrier Technology for 32nm-node and Beyond</bold> PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 67 - 69