High-performance integration of copper interconnects with low-k hydrogen silsesquioxane employing deuterium plasma treatment

被引:0
|
作者
Liu, PT [1 ]
Chang, TC [1 ]
Yang, YL [1 ]
Cheng, YF [1 ]
Lee, JK [1 ]
Shih, FY [1 ]
Tsai, E [1 ]
Chen, G [1 ]
Sze, SM [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The interaction between copper interconnects and low-k hydrogen silsesquioxane (HSQ) film was investigated using a Cu/HSQ/Si metal insulation semiconductor capacitor and deuterium plasma post-treatment. Owing to serious diffusion of copper atoms in HSQ film, the degradations of dielectric properties are significant with the increase of thermal stress. By applying deuterium plasma treatment to HSQ film, however, this degradation was alleviated. In addition, the phenomena of serious Cu penetration were not observed by means of electrical characteristic measurements and secondary ion mass spectroscopy (SIMS) analysis, even in the absence of diffusion barrier layers. This indicates that copper diffusion in low-k HSQ film can be effectively blocked by deuterium plasma post-treatment. Therefore, further improvement in RC reduction can be obtained due to the minimized thickness requirement for conventional barriers such as inorganic Si3N4 and metallic TaN layers.
引用
收藏
页码:251 / 260
页数:10
相关论文
共 50 条
  • [31] A 0.11 μm CMOS technology with copper and very-low-k interconnects for high-performance system-on-a chip cores
    Takao, Y
    Kudo, H
    Mitani, J
    Kotani, Y
    Yamaguchi, S
    Yoshie, K
    Kawano, M
    Nagano, T
    Yamamura, I
    Uematsu, M
    Nagashima, N
    Kadomura, S
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 559 - 562
  • [32] Effect of in-line electron beam treatment on the electrical performance of Cu/organic low-k damascene interconnects
    Chen, Z
    Prasad, K
    Gan, ZH
    Wu, SY
    Mehta, SS
    Jiang, N
    Mhaisalkar, SG
    Kumar, R
    Li, CY
    IEEE ELECTRON DEVICE LETTERS, 2005, 26 (07) : 448 - 450
  • [33] Copper-diffusion-resistance treatment by NH3 plasma for organic low-k methylsilsesquioxane/copper interface
    Chang, TC
    Perng, TH
    Liu, PT
    Sze, SM
    Chang, CY
    INTERCONNECT AND CONTACT METALLIZATION FOR ULSI, 2000, 99 (31): : 232 - 240
  • [34] High-Etching-Selectivity Barrier SiC (k < 3.5) Film for 32-nm-Node Copper/Low-k Interconnects
    Nakahira, Junya
    Nagano, Shuji
    Gawase, Akifumi
    Ohashi, Yoshi
    Shimizu, Hideharu
    Chikaki, Shinichi
    Oda, Noriaki
    Kondo, Seiichi
    Hasaka, Satoshi
    Saito, Shuichi
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2010, 49 (05) : 05FD041 - 05FD048
  • [35] Integration of Cu/low-k Dual-Damascene Interconnects with a Porous PAE/SiOC Hybrid Structure for 65nm-node High Performance eDRAM
    Kanamura, R. (Rvuichi.Kanamura@in.sonv.com), 1600, (Institute of Electrical and Electronics Engineers Inc.):
  • [36] High performance Cu interconnects capped with full-coverage ALD TaNx layer for Cu/Low-k (k∼2.5) metallization
    Lee, HM
    Lin, JC
    Peng, CH
    Pan, SC
    Huang, CL
    Su, LL
    Hsieh, CH
    Shue, WS
    Liang, MS
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 72 - 74
  • [37] High-performance 80-nm gate length SOI-CMOS technology with copper and very-low-k interconnects
    Sukegawa, K
    Yamaji, M
    Yoshie, K
    Furumochi, K
    Maruyama, T
    Morioka, H
    Naori, N
    Kubo, T
    Kanata, F
    Kai, M
    Satoh, S
    Izawa, T
    Kubota, K
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 186 - 189
  • [38] Challenges and rewards of low-abrasive copper CMP: Evaluation and integration for single-damascene Cu/Low-k interconnects for the 90nm node
    Borst, CL
    Smith, SM
    Eissa, M
    ADVANCES IN CHEMICAL-MECHANICAL POLISHING, 2004, 816 : 3 - 14
  • [39] S-parameters-based high speed signal characterization of Al interconnect on low-k hydrogen silsesquioxane-Si substrate
    Ho, CC
    Chiou, BS
    MICROELECTRONIC ENGINEERING, 2006, 83 (03) : 528 - 535
  • [40] <bold>Integration of High Performance and Low Cost Cu/Ultra Low-k SiOC(k=2.0) Interconnects with Self-formed Barrier Technology for 32nm-node and Beyond</bold>
    Ohoka, Y.
    Ohba, Y.
    Isobayashil, A.
    Hayashi, T.
    Kornai, N.
    Arakawa, S.
    Kanamura, R.
    Kadomura, S.
    PROCEEDINGS OF THE IEEE 2007 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2007, : 67 - 69