High-performance integration of copper interconnects with low-k hydrogen silsesquioxane employing deuterium plasma treatment

被引:0
|
作者
Liu, PT [1 ]
Chang, TC [1 ]
Yang, YL [1 ]
Cheng, YF [1 ]
Lee, JK [1 ]
Shih, FY [1 ]
Tsai, E [1 ]
Chen, G [1 ]
Sze, SM [1 ]
机构
[1] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu 300, Taiwan
来源
关键词
D O I
暂无
中图分类号
O646 [电化学、电解、磁化学];
学科分类号
081704 ;
摘要
The interaction between copper interconnects and low-k hydrogen silsesquioxane (HSQ) film was investigated using a Cu/HSQ/Si metal insulation semiconductor capacitor and deuterium plasma post-treatment. Owing to serious diffusion of copper atoms in HSQ film, the degradations of dielectric properties are significant with the increase of thermal stress. By applying deuterium plasma treatment to HSQ film, however, this degradation was alleviated. In addition, the phenomena of serious Cu penetration were not observed by means of electrical characteristic measurements and secondary ion mass spectroscopy (SIMS) analysis, even in the absence of diffusion barrier layers. This indicates that copper diffusion in low-k HSQ film can be effectively blocked by deuterium plasma post-treatment. Therefore, further improvement in RC reduction can be obtained due to the minimized thickness requirement for conventional barriers such as inorganic Si3N4 and metallic TaN layers.
引用
收藏
页码:251 / 260
页数:10
相关论文
共 50 条
  • [41] A study of pattern density and process variations impact on the reliability performance of multi-level capacitance structure in Low-k copper interconnects
    Chen, Qian
    Xie, Lanfei
    Chockalingam, Ramasamy
    Eng, Chee Wee
    Katakamsetty, Ushasree
    Li, Pinghui
    Chen, Li Han
    Guan, Xiaochong
    Tan, SoonYoeng
    Tan, Juan Boon
    2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
  • [42] A plasma damage resistant ultra low-k hybrid dielectric structure for 45nm node copper dual-damascene interconnects
    Nakamura, N
    Yoshizawa, T
    Watanabe, T
    Miyajima, H
    Nakao, S
    Yamada, N
    Fujita, K
    Matsunaga, N
    Shibata, H
    PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 228 - 230
  • [43] Low-k and Recyclable High-Performance POSS/Polyamide Composites Based on Diels-Alder Reaction
    Luo, Kaiju
    Song, Guocheng
    Wang, Yan
    Yu, Junrong
    Zhu, Jing
    Hu, Zuming
    ACS APPLIED POLYMER MATERIALS, 2019, 1 (05): : 944 - 952
  • [44] Structural studies of high-performance low-k dielectric materials improved by electron-beam curing
    Yoda, T
    Nakasaki, Y
    Hashimoto, H
    Fujita, K
    Miyajima, H
    Shimada, M
    Nakata, R
    Kaji, N
    Hayasaka, N
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (1A): : 75 - 81
  • [45] S-parameters-based high speed signal characterization of Al and Cu interconnect on low-K hydrogen silsesquioxane-Si substrate
    Ho, Chia-Cheng
    Chiou, Bi-Shiou
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 262 - 265
  • [46] Integration of high-performance transistors, high-density SRAMs, and 10-level copper interconnects into a 90 nm CMOS technology
    Nakai, S
    Hosoda, T
    Takao, Y
    FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 23 - 31
  • [47] Cost-effective and high performance Cu interconnects (keff=2.75) with continuous SiOCH stack incorporating a low-k barrier cap (k=3.1)
    Ueki, M.
    Yamamoto, H.
    Ito, F.
    Kawahara, J.
    Tada, M.
    Takeuchi, T.
    Saito, S.
    Furutake, N.
    Onodera, T.
    Hayashi, Y.
    2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 973 - 976
  • [48] Below 45nm Low-k Layer Stress Minimization Guide for High-Performance Flip-Chip Packages with Copper Pillar Bumping
    Lee, Min Woo
    Kim, Jin Young
    Kim, Jae Dong
    Lee, Choon Heung
    2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1623 - 1630
  • [49] Effective Cu surface pre-treatment for high-reliable 22 nm-node Cu dual damascene interconnects with high plasma resistant ultra low-k dielectric (k=2.2)
    Ito, F.
    Shobha, H.
    Tagami, M.
    Nogami, T.
    Cohen, S.
    Ostrovski, Y.
    Molis, S.
    Maloney, K.
    Femiak, J.
    Protzman, J.
    Pinto, T.
    Ryan, E. T.
    Madan, A.
    Hu, C. -K.
    Spooner, T.
    MICROELECTRONIC ENGINEERING, 2012, 92 : 62 - 66
  • [50] Properties of high-performance porous SiOC low-k film fabricated using electron-beam curing
    Yoda, T
    Fujita, K
    Miyajima, H
    Nakata, R
    Miyashita, N
    Hayasaka, N
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (6A): : 3872 - 3878