共 50 条
- [41] A study of pattern density and process variations impact on the reliability performance of multi-level capacitance structure in Low-k copper interconnects 2018 25TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2018,
- [42] A plasma damage resistant ultra low-k hybrid dielectric structure for 45nm node copper dual-damascene interconnects PROCEEDINGS OF THE IEEE 2004 INTERNATIONAL INTERCONNECT TECHNOLOGY CONFERENCE, 2004, : 228 - 230
- [43] Low-k and Recyclable High-Performance POSS/Polyamide Composites Based on Diels-Alder Reaction ACS APPLIED POLYMER MATERIALS, 2019, 1 (05): : 944 - 952
- [44] Structural studies of high-performance low-k dielectric materials improved by electron-beam curing JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (1A): : 75 - 81
- [45] S-parameters-based high speed signal characterization of Al and Cu interconnect on low-K hydrogen silsesquioxane-Si substrate 2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 262 - 265
- [46] Integration of high-performance transistors, high-density SRAMs, and 10-level copper interconnects into a 90 nm CMOS technology FUJITSU SCIENTIFIC & TECHNICAL JOURNAL, 2003, 39 (01): : 23 - 31
- [47] Cost-effective and high performance Cu interconnects (keff=2.75) with continuous SiOCH stack incorporating a low-k barrier cap (k=3.1) 2007 IEEE INTERNATIONAL ELECTRON DEVICES MEETING, VOLS 1 AND 2, 2007, : 973 - 976
- [48] Below 45nm Low-k Layer Stress Minimization Guide for High-Performance Flip-Chip Packages with Copper Pillar Bumping 2010 PROCEEDINGS 60TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2010, : 1623 - 1630
- [50] Properties of high-performance porous SiOC low-k film fabricated using electron-beam curing JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 2005, 44 (6A): : 3872 - 3878