Wafer-level film selection for stacked-die chip scale packages

被引:7
|
作者
Shi, Daniel [1 ]
Fan, Xuejun [1 ]
机构
[1] Intel Technol Dev Shanghai Ltd, Flash Mfg Grp, Shanghai 200131, Peoples R China
关键词
D O I
10.1109/ECTC.2007.374029
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer-level dicing tape format die-attach (DA) film and the corresponding lamination method provide a suitable solution for handling thin-wafers. However, such die-attach films typically have a Young's modulus less than 10MPa at soldering reflow temperature (e.g. 260 degrees C). This introduces a new failure mode, i.e., cohesive failure in the DA film. Through extensive experimental DOE studies described in this paper, it has been observed that some CSP packages with such film are very sensitive to substrate thickness and reflow profiles. In this work, a fundamental understanding of failure mechanisms was obtained through comprehensive finite element simulation and material characterization. It was noted that there might. be a risk of cohesive failure with low-modulus die-attach film during reflow. Further, several types of die-attach films were evaluated based on full stack and discrete packages. Experimental results showed that not all die-attach films with very low modulus are sensitive to reflow profiles with cohesive failures. A general methodology for selecting die-attach film for ultra-thin stacked-die packages was developed based on the advanced measurement techniques and finite element simulation. If the film is not sensitive to reflow profile, even though the die-attach film has very low modulus, the film modulus, moisture diffusivity, and saturated moisture concentration will not be critical the parameters for screening the DA films. In this case, interfacial adhesion and the film voids become the key modulators. Since the stress state in the film is hydrostatic in a confined constraint condition, the effective hydrostatic stress in the film is not as high as vapor pressure, the low-modulus die-attach film can be used without cohesive failure. On the other hand, when cohesive failures are present, the integrated modeling approach with material characterization can be applied to design a package without failure.
引用
收藏
页码:1731 / +
页数:2
相关论文
共 50 条
  • [31] WAFER-LEVEL CHIP SCALE FLEXIBLE WIRELESS MICROSYSTEM FABRICATION
    Chao, Tzu-Yuan
    Cheng, Y. T.
    2011 IEEE 24TH INTERNATIONAL CONFERENCE ON MICRO ELECTRO MECHANICAL SYSTEMS (MEMS), 2011, : 344 - 347
  • [32] Wafer-Level Chip Scale MEMS Oscillator for Wireless Applications
    Kuypers, J. H.
    Zolfagharkhani, G.
    Gaidarzhy, A.
    Thalmayr, F.
    Sparks, A.
    Chen, D. M.
    Rebel, R.
    Newman, B.
    Asmani, M.
    Badillo, D.
    Schoepf, K. J.
    2012 IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM (FCS), 2012,
  • [33] Innovative Solution for Analyzing Wafer-Level Chip Scale Package
    Jimenez, Benedict
    Lupena, Francis Nikolai
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,
  • [34] Vertical TSV Fabrication for Wafer Level Chip Scale Packages
    Chen, Liu
    Jie, Chen
    Huang, Mairui
    Huang, Mark
    2016 CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE (CSTIC), 2016,
  • [35] Moisture absorption and desorption in wafer level chip scale packages
    Rongen, K.
    Mavinkurve, A.
    Chen, M.
    van der Wel, P. J.
    Swartjes, F. H. M.
    Rongen, R. T. H.
    MICROELECTRONICS RELIABILITY, 2015, 55 (9-10) : 1872 - 1876
  • [36] Drop test reliability of wafer level chip scale packages
    Alajoki, M
    Nguyen, L
    Kivilahti, J
    55TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2005 PROCEEDINGS, 2005, : 637 - 644
  • [37] Compact modeling approaches to multiple die stacked chip scale packages
    Garcia, EA
    Chiu, CP
    NINETEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, 2003, : 160 - 167
  • [38] Optimization of packaging materials and design for thermal management in stacked-die packages
    Moon, Sung-won
    Dizon, Michael
    Chiu, Chia-pin
    Garcia, Enrico
    2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 1226 - +
  • [39] Development of Cu/Ni/SnAg Microbump Bonding Processes for Thin Chip-on-Chip Packages Via Wafer-Level Underfill Film
    Lee, Chang-Chun
    Yang, Tsung-Fu
    Kao, Kuo-Shu
    Cheng, Ren-Chin
    Zhan, Chau-Jie
    Chen, Tai-Hong
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2012, 2 (09): : 1412 - 1419
  • [40] Coupled power and thermal cycling characteristics and reliability of stacked-die packages
    Wang, Tong Hong
    Lee, Chang-Chi
    Lai, Yi-Shao
    Wang, Ching-Chun
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 202 - 206