Wafer-level film selection for stacked-die chip scale packages

被引:7
|
作者
Shi, Daniel [1 ]
Fan, Xuejun [1 ]
机构
[1] Intel Technol Dev Shanghai Ltd, Flash Mfg Grp, Shanghai 200131, Peoples R China
来源
57TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2007 PROCEEDINGS | 2007年
关键词
D O I
10.1109/ECTC.2007.374029
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Wafer-level dicing tape format die-attach (DA) film and the corresponding lamination method provide a suitable solution for handling thin-wafers. However, such die-attach films typically have a Young's modulus less than 10MPa at soldering reflow temperature (e.g. 260 degrees C). This introduces a new failure mode, i.e., cohesive failure in the DA film. Through extensive experimental DOE studies described in this paper, it has been observed that some CSP packages with such film are very sensitive to substrate thickness and reflow profiles. In this work, a fundamental understanding of failure mechanisms was obtained through comprehensive finite element simulation and material characterization. It was noted that there might. be a risk of cohesive failure with low-modulus die-attach film during reflow. Further, several types of die-attach films were evaluated based on full stack and discrete packages. Experimental results showed that not all die-attach films with very low modulus are sensitive to reflow profiles with cohesive failures. A general methodology for selecting die-attach film for ultra-thin stacked-die packages was developed based on the advanced measurement techniques and finite element simulation. If the film is not sensitive to reflow profile, even though the die-attach film has very low modulus, the film modulus, moisture diffusivity, and saturated moisture concentration will not be critical the parameters for screening the DA films. In this case, interfacial adhesion and the film voids become the key modulators. Since the stress state in the film is hydrostatic in a confined constraint condition, the effective hydrostatic stress in the film is not as high as vapor pressure, the low-modulus die-attach film can be used without cohesive failure. On the other hand, when cohesive failures are present, the integrated modeling approach with material characterization can be applied to design a package without failure.
引用
收藏
页码:1731 / +
页数:2
相关论文
共 50 条
  • [41] Wafer level packaging of a tape flip-chip chip scale packages
    Hotchkiss, G
    Amador, G
    Edwards, D
    Hundt, P
    Stark, L
    Stierman, R
    Heinen, G
    MICROELECTRONICS RELIABILITY, 2001, 41 (05) : 705 - 713
  • [42] Wafer-level flip chip packages using preapplied anisotropic conductive films (ACFs)
    Son, Ho-Young
    Chung, Chang-Kyu
    Yim, Myung-Jin
    Hwang, Jin-Sang
    Paik, Kyung-Wook
    Jung, Gi-Jo
    Lee, Jun-Kyu
    IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2007, 30 (03): : 221 - 227
  • [43] A Flexible Interconnect Technology Demonstrated on a Wafer-Level Chip Scale Package
    Yang, S. C.
    Wu, C. J.
    Hsiao, Y. L.
    Tung, C. H.
    Yu, Doug C. H.
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 859 - 864
  • [44] Wafer-level chip scale packaging: Benefits for integrated passive devices
    Clearfield, HM
    Young, JL
    Wijeyesekera, SD
    Logan, EA
    IEEE TRANSACTIONS ON ADVANCED PACKAGING, 2000, 23 (02): : 247 - 251
  • [45] Drop Failure Modes of A Wafer-Level Chip-Scale Packaging
    Huang, Mingliang
    Liu, Shuang
    Zhao, Ning
    Long, Haohui
    Li, Jianhui
    Hong, Weiqiang
    2013 14TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT), 2013, : 1094 - +
  • [46] Wafer-level Optical Packaging for Chip-scale Atomic Magnetometers
    Gan, Qi
    Wu, Lei
    Ji, Yu
    Shang, Jintang
    2015 16TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, 2015,
  • [47] Root cause mechanism for delamination/cracking in stacked die chip scale packages
    Prack, Edward R.
    Fan, Xuejun
    ISSM 2006 CONFERENCE PROCEEDINGS- 13TH INTERNATIONAL SYMPOSIUM ON SEMICONDUCTOR MANUFACTURING, 2006, : 219 - 222
  • [48] 2-die Wafer-level Chip Scale Packaging enables the smallest TCXO for Mobile and Wearable Applications
    Arumugam, Niveditha
    Hill, Ginel
    Clark, Guy
    Arft, Carl
    Grosjean, Charles
    Palwai, Rajkumar
    Pedicord, Jim
    Hagelin, Paul
    Partridge, Aaron
    Menon, Vinod
    Gupta, Pavan
    2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 1338 - 1342
  • [49] Reliability Challenges and Design Considerations for Wafer-Level Packages
    Fan, Xuejun
    Han, Qiang
    2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 931 - 936
  • [50] Thin-Film-Flip-Chip LEDs Grown on Si Substrate Using Wafer-Level Chip-Scale Package
    Lee, Keon Hwa
    Asadirad, Mojtaba
    Shervin, Shahab
    Oh, Seung Kyu
    Oh, Jeong Tak
    Song, June-O
    Moon, Yong-Tae
    Ryou, Jae-Hyun
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2016, 28 (18) : 1956 - 1959