Stress Tuning in NanoScale FinFETs at 7nm

被引：0
|
作者：
Dash, T. P. [1 ]
Dey, S. [1 ]
Das, S. [1 ]
Mohaptra, E. [1 ]
Jena, J. [1 ]
Maiti, C. K. [1 ]
机构：
[1] Siksha O Anusandhan Deemed Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, Odisha, India
来源：
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON) | 2018年
关键词：
Strain Engineering; FinFETs; SiGe; Source/drain stressor design; strain tuning TCAD;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In nanoelectronics, the device performance evolution is limited by the down-scaling. Introduction of intentional mechanical stress is a potential mobility booster to overcome these limitations. However, it is essential to properly control the stress during process integration to understand the influence on channel transport. The aim of this work is to study the mechanical stress evolution in a tri-gate FinFET at 7nm technology node using technology CAD (TCAD) simulations. Using stress maps, we analyze the mechanical stress impact on the transfer characteristics of the device. Suitability of TCAD to explore the potential of new innovative strain-engineered device structures for future generations of CMOS technology is demonstrated.
引用
收藏
页码：166 / 170
页数：5
相关论文
共 50 条
  • [41] Enhanced Reliability of 7nm Process Technology featuring EUV
    Choi, Kihyun
    Sagong, Hyun Chul
    Kang, Wonchang
    Kim, Hyunjin
    Hai, Jiang
    Lee, Miji
    Kim, Bomi
    Lee, Mi-ji
    Lee, Soonyoung
    Shim, Hyewon
    Park, Junckyun
    Cho, Youngwoo
    Rhee, Hwasung
    Pae, Sangwoo
    2019 SYMPOSIUM ON VLSI TECHNOLOGY, 2019, : T16 - T17
  • [42] EUV微影技术与7nm工艺
    麦利
    集成电路应用, 2016, (04) : 24 - 25
  • [43] 台积电7nm、10nm制程领先试产
    集成电路应用, 2016, (06) : 43 - 43
  • [44] Holistic Technology Optimization and Key Enablers for 7nm Mobile SoC
    Song, S. C.
    Xu, J.
    Mojumder, N. N.
    Rim, K.
    Yang, D.
    Bao, J.
    Zhu, J.
    Wang, J.
    Badaroglu, M.
    Machkaoutsan, V.
    Narayanasetti, P.
    Bucki, B.
    Fischer, J.
    Yeap, Geoffrey
    2015 SYMPOSIUM ON VLSI CIRCUITS (VLSI CIRCUITS), 2015,
  • [45] Electrostatics and Performance Benchmarking using all types of III-V Multi-gate FinFETs for sub 7nm Technology Node Logic Application
    Baek, R. -H.
    Kim, D. -H.
    Kim, T. -W.
    Shin, C. S.
    Park, W. K.
    Michalak, T.
    Borst, C.
    Song, S. C.
    Yeap, Geoffrey
    Hill, R.
    Hobbs, C.
    Maszara, W.
    Kirsch, P.
    2014 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI-TECHNOLOGY): DIGEST OF TECHNICAL PAPERS, 2014,
  • [46] Chip Power-Frequency Scaling in 10/7nm Node
    Oldiges, Phil
    Vega, Reinaldo A.
    Utomo, Henry K.
    Lanzillo, Nick A.
    Wassick, Thomas
    Li, Juntao
    Wang, Junli
    Shahidi, Ghavam G.
    IEEE ACCESS, 2020, 8 : 154329 - 154337
  • [47] Improving Pin Accessibility of Standard Cell Libraries in 7nm Technology
    Peng, Tsao-Hsuan
    Hsu, Chih-Chun
    Wang, Po-Chun
    Lin, Rung-Bin
    PROCEEDINGS OF THE TWENTY THIRD INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2022), 2022, : 452 - 457
  • [48] 193nm Mask Inspection Challenges and Approaches for 7nm/5nm Technology and Beyond
    Shkalim, Ariel
    Crider, Paul
    Bal, Evgeny
    Madmon, Ronen
    Chereshnya, Alexander
    Cohen, Oren
    Dassa, Oded
    Petel, Ori
    Cohen, Boaz
    PHOTOMASK TECHNOLOGY 2019, 2019, 11148
  • [49] Optimization of the EUV Contact Layer Process for 7nm FPGA Production
    Lin, Qi
    Hisamura, Toshiyuki
    Chong, Nui
    Chang, Jonathan
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY XII, 2021, 11609
  • [50] Holistic Technology Optimization and Key Enablers for 7nm Mobile SoC
    Song, S. C.
    Xu, J.
    Mojumder, N. N.
    Rim, K.
    Yang, D.
    Bao, J.
    Zhu, J.
    Wang, J.
    Badaroglu, M.
    Machkaoutsan, V.
    Narayanasetti, P.
    Bucki, B.
    Fischer, J.
    Yeap, Geoffrey
    2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
12345