Stress Tuning in NanoScale FinFETs at 7nm

被引：0
|
作者：
Dash, T. P. [1 ]
Dey, S. [1 ]
Das, S. [1 ]
Mohaptra, E. [1 ]
Jena, J. [1 ]
Maiti, C. K. [1 ]
机构：
[1] Siksha O Anusandhan Deemed Univ, Dept Elect & Commun Engn, Bhubaneswar 751030, Odisha, India
来源：
PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON) | 2018年
关键词：
Strain Engineering; FinFETs; SiGe; Source/drain stressor design; strain tuning TCAD;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In nanoelectronics, the device performance evolution is limited by the down-scaling. Introduction of intentional mechanical stress is a potential mobility booster to overcome these limitations. However, it is essential to properly control the stress during process integration to understand the influence on channel transport. The aim of this work is to study the mechanical stress evolution in a tri-gate FinFET at 7nm technology node using technology CAD (TCAD) simulations. Using stress maps, we analyze the mechanical stress impact on the transfer characteristics of the device. Suitability of TCAD to explore the potential of new innovative strain-engineered device structures for future generations of CMOS technology is demonstrated.
引用
收藏
页码：166 / 170
页数：5
相关论文
共 50 条
  • [21] Line edge roughness reduction for 7nm metals
    Chen, Zheng
    McDermott, Steven
    Ordonio, Christopher
    Chen, Ao
    Morgenfeld, Bradley
    Han, Geng
    OPTICAL MICROLITHOGRAPHY XXXI, 2018, 10587
  • [22] Optimal Standard Cell Library Composition for 7nm
    Salimath, Vibhav Kumarswami
    Sechen, Carl
    2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
  • [23] 7nm FinFET Plasma Charge Recording Device
    Tsai, Yi-Pei
    Shih, Jiaw-Ren
    King, Ya-Chin
    Lin, Chrong Jung
    2018 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2018,
  • [24] From 180nm to 7nm: Crosstalk Computing Scalability Study
    Iqbal, Md Arif
    Macha, Naveen Kumar
    Repalle, Bhavana Tejaswini
    Rahman, Mostafizur
    2019 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2019,
  • [25] FinFET evolution for the 7nm and 5nm CMOS technology nodes
    Thean, Aaron
    SOLID STATE TECHNOLOGY, 2013, 56 (08) : 18 - 19
  • [26] IBM宣布研发出7nm工艺芯片
    电子产品可靠性与环境试验, 2015, (04) : 45 - 45
  • [27] OVER 7NM (875 GHZ) CONTINUOUS WAVELENGTH TUNING BY TUNABLE TWIN-GUIDE (TTG) LASER DIODE
    ILLEK, S
    THULKE, W
    SCHANEN, C
    LANG, H
    AMANN, MC
    ELECTRONICS LETTERS, 1990, 26 (01) : 46 - 47
  • [28] Performance of 7nm Stress-Engineered nFinFETs based on Stressors Consideration for Different Channel Material
    Othman, N. A. F.
    Hatta, S. F. Wan Muhammad
    Soin, N.
    Proceedings of the 2016 IEEE 23rd International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA), 2016, : 267 - 271
  • [29] 7nm半导体的制程技术分析
    张竞扬
    集成电路应用, 2017, 34 (02) : 47 - 50
  • [30] DSA patterning options for FinFET formation at 7nm node
    Liu, Chi-Chun
    Franke, Elliott
    Lie, Fee Li
    Sieg, Stuart
    Tsai, Hsinyu
    Lai, Kafai
    Hoa Truong
    Farrell, Richard
    Somervell, Mark
    Sanders, Daniel
    Felix, Nelson
    Guillorn, Michael
    Burns, Sean
    Hetzer, David
    Ko, Akiteru
    Arnold, John
    Colburn, Matthew
    ALTERNATIVE LITHOGRAPHIC TECHNOLOGIES VIII, 2016, 9777
12345