VIRTUAL CHANNEL AWARE SCHEDULING FOR REAL TIME DATA-FLOWS ON NETWORK ON-CHIP

被引:0
|
作者
Mechabber, Mohammed Amine [1 ]
Loukil, Lakhdar [1 ]
Olejnik, Richard [2 ]
Benyamina, Abou El Hassan [1 ]
Aroui, Abdelkader [3 ]
机构
[1] Univ Oran 1 Ahmed Ben Bella, Comp Sci Dept, Oran, Algeria
[2] Univ Lille, CNRS, Cent Lille, IMT Lille Douai, Lille, France
[3] Satellite Dev Ctr, Oran, Algeria
来源
关键词
Embedded Systems; Network on-Chip; Real Time systems; Router; Wormhole;
D O I
10.12694/scpe.v20i3.1423
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The increasing complexity of real-time applications presents a challenge to researchers and software designers. The tasks of these applications usually exchange many data-flows and often need to satisfy real-time constraints. Although the Network on-Chip (NoC) paradigm offers an underlying communication infrastructure that gives more hardware resources, tasks and data-flows cannot be performed before their deadlines. In recent works, preemptive wormhole switching with fixed priority has been introduced to meet real-time constraints of real-time applications. However, it suffers some bottleneck such as hardware requirement where none of these works takes account of the number of implemented Virtual Channels on the router. To alleviate this problem, we propose a novel scheduler for soft real-time data-flows application that takes into account the lack on resource in routers in term of Virtual Channels. Experimental results obtained on a benchmark of synthetic and soft real applications have shown the efficiency of our approach in term of real-time constraints satisfaction for data-flow traffics and hardware requirements.
引用
收藏
页码:495 / 509
页数:15
相关论文
共 50 条
  • [31] Deadline-Aware Scheduling With Adaptive Network Coding for Real-Time Traffic
    Yang, Lei
    Sagduyu, Yalin E.
    Zhang, Junshan
    Li, Jason H.
    IEEE-ACM TRANSACTIONS ON NETWORKING, 2015, 23 (05) : 1430 - 1443
  • [32] Reconfigurable on-chip debugger with a real-time tracer
    Pang, Jun
    Shi, Lei
    Hua, Siliang
    Zhang, Tiejun
    Hou, Chaohuan
    2007 INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES, VOLS 1-3, 2007, : 158 - 162
  • [33] Low-latency virtual-channel routers for on-chip networks
    Mullins, R
    West, A
    Moore, S
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 188 - 197
  • [34] Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers
    Kang, Young Hoon
    Kwon, Taek-Jun
    Draper, Jeff
    2009 3RD ACM/IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, 2009, : 250 - 255
  • [35] Transaction specific virtual channel allocation in QoS supported on-chip communication
    Al Faruque, Mohammad Abdullah
    Henkel, Joerg
    2007 IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES, AND PROCESSORS, 2007, : 48 - 53
  • [36] Mutually Aware Prefetcher and On-Chip Network Designs for Multi-Cores
    Lee, Junghoon
    Kim, Hanjoon
    Shin, Minjeong
    Kim, John
    Huh, Jaehyuk
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (09) : 2316 - 2329
  • [37] Channel and queue aware scheduling for real-time service in multiuser MIMO OFDM system
    Liu, Guangyi
    Zhang, Jianhua
    Zhu, Jianchi
    Wang, Weidong
    2007 ASIA-PACIFIC CONFERENCE ON COMMUNICATIONS, 2007, : 509 - 512
  • [38] Network-Aware Re-Scheduling: Towards Improving Network Performance of Virtual Machines in a Data Center
    Luo, Gangyi
    Qian, Zhuzhong
    Dong, Mianxiong
    Ota, Kaoru
    Lu, Sanglu
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, ICA3PP 2014, PT I, 2014, 8630 : 255 - 269
  • [39] Security Network On-Chip for Mitigating Side-Channel Attacks
    Kenarangi, Farid
    Partin-Vaisband, Inna
    2019 ACM/IEEE INTERNATIONAL WORKSHOP ON SYSTEM LEVEL INTERCONNECT PREDICTION (SLIP), 2019,
  • [40] A virtual channel network-on-chip for GT and BE traffic
    Kavaldjiev, Nikolay
    Smit, Gerard J. M.
    Jansen, Pierre G.
    Wolkotte, Pascal T.
    IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS: EMERGING VLSI TECHNOLOGIES AND ARCHITECTURES, 2006, : 211 - +