VIRTUAL CHANNEL AWARE SCHEDULING FOR REAL TIME DATA-FLOWS ON NETWORK ON-CHIP

被引:0
|
作者
Mechabber, Mohammed Amine [1 ]
Loukil, Lakhdar [1 ]
Olejnik, Richard [2 ]
Benyamina, Abou El Hassan [1 ]
Aroui, Abdelkader [3 ]
机构
[1] Univ Oran 1 Ahmed Ben Bella, Comp Sci Dept, Oran, Algeria
[2] Univ Lille, CNRS, Cent Lille, IMT Lille Douai, Lille, France
[3] Satellite Dev Ctr, Oran, Algeria
来源
关键词
Embedded Systems; Network on-Chip; Real Time systems; Router; Wormhole;
D O I
10.12694/scpe.v20i3.1423
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The increasing complexity of real-time applications presents a challenge to researchers and software designers. The tasks of these applications usually exchange many data-flows and often need to satisfy real-time constraints. Although the Network on-Chip (NoC) paradigm offers an underlying communication infrastructure that gives more hardware resources, tasks and data-flows cannot be performed before their deadlines. In recent works, preemptive wormhole switching with fixed priority has been introduced to meet real-time constraints of real-time applications. However, it suffers some bottleneck such as hardware requirement where none of these works takes account of the number of implemented Virtual Channels on the router. To alleviate this problem, we propose a novel scheduler for soft real-time data-flows application that takes into account the lack on resource in routers in term of Virtual Channels. Experimental results obtained on a benchmark of synthetic and soft real applications have shown the efficiency of our approach in term of real-time constraints satisfaction for data-flow traffics and hardware requirements.
引用
收藏
页码:495 / 509
页数:15
相关论文
共 50 条
  • [41] Minimizing Virtual Channel Buffer for Network-on-Chip
    Wang, Jian
    Li, Yubai
    Chai, Song
    Peng, Qicong
    FIFTH INTERNATIONAL CONFERENCE ON MACHINE VISION (ICMV 2012): ALGORITHMS, PATTERN RECOGNITION AND BASIC TECHNOLOGIES, 2013, 8784
  • [42] Network Aware Scheduling for Virtual Machine Workloads with Interference Models
    Verboven, Sam
    Vanmechelen, Kurt
    Broeckhove, Jan
    IEEE TRANSACTIONS ON SERVICES COMPUTING, 2015, 8 (04) : 617 - 629
  • [43] Counting network flows in real time
    Kim, HA
    O'Hallaron, DR
    GLOBECOM'03: IEEE GLOBAL TELECOMMUNICATIONS CONFERENCE, VOLS 1-7, 2003, : 3888 - 3893
  • [44] Novel Time-Multiplexing Bidirectional On-chip Network
    Wei, Chun-Jen
    Weng, Yi-Yao
    Tsai, Wen-Chung
    Chen, Sao-Jie
    Hu, Yu-Hen
    2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 210 - 215
  • [45] Real-Time Scheduling of Data Flows with Deadlines for Industrial Wireless Sensor Networks
    Zhang, Benhong
    Wang, Yiming
    Zhang, Jianjun
    Xu, Juan
    IEICE TRANSACTIONS ON COMMUNICATIONS, 2019, E102B (12) : 2218 - 2225
  • [46] On-chip data organization and access strategy for spaceborne SAR real-time imaging processor
    Wang S.
    Zhang S.
    Huang X.
    Lyu H.
    Xibei Gongye Daxue Xuebao/Journal of Northwestern Polytechnical University, 2021, 39 (01): : 126 - 134
  • [47] BARR: Congestion aware scheduling algorithm for Network-on-Chip router
    Su, Nan
    Wang, Kun
    Yu, Xiaoshan
    Gu, Huaxi
    Guo, Yantao
    Chen, Jiayi
    IEICE ELECTRONICS EXPRESS, 2017, 14 (03):
  • [48] Endurance-Aware Deep Neural Network Real-Time Scheduling on ReRAM Accelerators
    Sha, Shi
    Yang, Xiaokun
    Szczecinski, Trent M.
    Whitman, Daniel
    Wen, Wujie
    Quart, Gang
    2023 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND COMPUTATIONAL INTELLIGENCE, CSCI 2023, 2023, : 404 - 410
  • [49] Real-time reconfigurable on-chip photonic frequency decoder
    Singh, Karanveer
    Das, Ranjan
    Venugopalan, Abhinand
    De, Souvaraj
    Hosni, Mohamed i.
    Zhou, Linjie
    Schneider, Thomas
    OPTICS EXPRESS, 2023, 31 (19) : 30160 - 30170
  • [50] An Efficient DVS Scheme for On-Chip Networks Using Reconfigurable Virtual Channel Allocators
    Sadrosadati, Mohammad
    Mirhosseini, Amirhossein
    Aghilinasab, Homa
    Sarbazi-Azad, Hamid
    2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 249 - 254