Dynamic Packet Fragmentation for Increased Virtual Channel Utilization in On-Chip Routers

被引:2
|
作者
Kang, Young Hoon [1 ]
Kwon, Taek-Jun [1 ]
Draper, Jeff [1 ]
机构
[1] Univ So Calif, Inst Informat Sci, Los Angeles, CA 90089 USA
关键词
D O I
10.1109/NOCS.2009.5071474
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Conventional packet-switched on-chip routers provide good resource sharing while minimizing latencies through various techniques. A virtual channel (VC) is allocated on a per-packet basis and held until the entire packet exits the VC buffer. This sometimes leads to inefficient use of VCs at high network loads. A blocked packet can affect adjacent routers, resulting in a congestion propagation effect. In such a scenario, VC buffers may be empty although they are regarded as fully occupied by a blocked packet. This paper proposes a dynamic packet fragmentation technique which releases empty VC buffers by fragmenting packets and allowing other packets to use the freed VC buffers. Thus, fragmentation increases VC utilization. Simulation experiments show performance improvement in terms of latency and throughput up to 20% and 7.5%, respectively.
引用
收藏
页码:250 / 255
页数:6
相关论文
共 20 条
  • [1] Minimizing virtual channel buffer for routers in on-chip communication architectures
    Al Faruque, Mohammad Abdullah
    Henkel, Joerg
    2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1080 - 1085
  • [2] Low-latency virtual-channel routers for on-chip networks
    Mullins, R
    West, A
    Moore, S
    31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 188 - 197
  • [3] A transparent virtual channel power gating method for on-chip network routers
    Zhou, Wu
    Ouyang, Yiming
    Li, Jianhua
    Xu, Dongyu
    INTEGRATION-THE VLSI JOURNAL, 2023, 88 : 286 - 297
  • [4] A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers
    Lai, Mingche
    Wang, Zhiying
    Gao, Lei
    Lu, Hongyi
    Dai, Kui
    2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 630 - 633
  • [5] Simple Virtual Channel Allocation for High Throughput and High Frequency On-Chip Routers
    Xu, Yi
    Zhao, Bo
    Zhang, Youtao
    Yang, Jun
    HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 259 - +
  • [6] ViChaR: A dynamic virtual channel regulator for network-on-chip routers
    Nicopoulos, Chrysostomos A.
    Park, Dongkook
    Kim, Jongman
    Vijaykrishnan, N.
    Yousif, Mazin S.
    Das, Chita R.
    MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 333 - +
  • [7] A dynamic distribution of the input buffer for on-chip routers
    Fan Lifang
    Zhang Xingming
    Chen Ting
    PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016), 2016, 50 : 287 - 292
  • [8] A virtual channel router for on-chip networks
    Kavaldjiev, N
    Smit, GJM
    Jansen, PG
    IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 289 - 293
  • [9] Escaping from blocking: a dynamic virtual channel for pipelined routers
    Lai Mingche
    Gao Lei
    Shi Wei
    Wang Zhiying
    CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 795 - 800
  • [10] Virtual Channel and Switch Allocation for Low latency Network-on-Chip Routers
    Monemi, Alireza
    Ooi, Chia Yee
    Marsono, Muhammad Nadzir
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 234 - 234