共 20 条
- [1] Minimizing virtual channel buffer for routers in on-chip communication architectures 2008 DESIGN, AUTOMATION AND TEST IN EUROPE, VOLS 1-3, 2008, : 1080 - 1085
- [2] Low-latency virtual-channel routers for on-chip networks 31ST ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, 2004, : 188 - 197
- [4] A dynamically-allocated virtual channel architecture with congestion awareness for on-chip routers 2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 630 - 633
- [5] Simple Virtual Channel Allocation for High Throughput and High Frequency On-Chip Routers HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 259 - +
- [6] ViChaR: A dynamic virtual channel regulator for network-on-chip routers MICRO-39: PROCEEDINGS OF THE 39TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2006, : 333 - +
- [7] A dynamic distribution of the input buffer for on-chip routers PROCEEDINGS OF THE 2016 4TH INTERNATIONAL CONFERENCE ON ELECTRICAL & ELECTRONICS ENGINEERING AND COMPUTER SCIENCE (ICEEECS 2016), 2016, 50 : 287 - 292
- [8] A virtual channel router for on-chip networks IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2004, : 289 - 293
- [9] Escaping from blocking: a dynamic virtual channel for pipelined routers CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 795 - 800
- [10] Virtual Channel and Switch Allocation for Low latency Network-on-Chip Routers 2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 234 - 234