Runtime leakage power estimation technique for combinational circuits

被引：0

作者：

Lin, Yu-Shiang ^{[1
]}

Sylvester, Dennis ^{[1
]}

机构：

[1] Univ Michigan, EECS, 1301 Beal Ave, Ann Arbor, MI 48109 USA

来源：

PROCEEDINGS OF THE ASP-DAC 2007 | 2007年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper carefully examines subthreshold leakage during circuit operation (runtime) and develops a novel analysis technique to capture this important effect, which is currently ignored in traditional steady-state leakage calculation approaches. We implement novel dynamic and static estimation methods that provide significant speed improvements over full SPICE simulations and yield estimation errors of approximately 12% on average compared to more than 2X errors in steady-state based subthreshold leakage analysis.

引用

页码：660 / +

页数：2

共 50 条

[41] MASkIt: Soft Error Rate Estimation for Combinational Circuits
Anglada, Marti
Canal, Ramon
Aragon, Juan L.
Gonzalez, Antonio
PROCEEDINGS OF THE 34TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2016, : 614 - 621
[42] Techniques for estimation of design diversity for combinational logic circuits
Mitra, S
Saxena, NR
McCluskey, EJ
INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2001, : 25 - 34
[43] Redesign technique for combinational circuits based on gate reconnections
Kukimoto, Yuji
Fujita, Masahiro
Brayton, Robert K.
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994, : 632 - 637
[44] A transition entropy area estimation method for combinational circuits
Zhang, S
Wang, NL
Zhou, R
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 63 - 66
[45] An EDA Framework for Reliability Estimation and Optimization of Combinational Circuits
Grandhi, Satish
Yang, Bo
Spagnol, Christian
Gupta, Samarth
Popovici, Emanuel
JOURNAL OF LOW POWER ELECTRONICS, 2016, 12 (03) : 242 - 258
[46] A new statistical approach for glitch estimation in combinational circuits
Sayed, Ahmed
Al-Asaad, Hussain
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1641 - 1644
[47] A Hybrid Method for Signal Probability Estimation with Combinational Circuits
Chen, Chunhong
Zhan, Suoyue
2022 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, APCCAS, 2022, : 472 - 475
[48] Estimation of maximum power for CMOS combinational circuits using tabu-hierarchy genetic algorithm
Zhang, XL
Yu, JB
Li, SY
2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 1161 - 1164
[49] Accurate dynamic power estimation for CMOS combinational logic circuits with real gate delay model
Fadl, Omnia S.
Abu-Elyazeed, Mohamed F.
Abdelhalim, Mohamed B.
Amer, Hassanein H.
Madian, Ahmed H.
JOURNAL OF ADVANCED RESEARCH, 2016, 7 (01) : 89 - 94
[50] Leakage current cancellation technique for low power switched-capacitor circuits
Wong, LSY
Hossain, S
Walker, A
ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, 2001, : 310 - 315

← 1 2 3 4 5 →