Redesign technique for combinational circuits based on gate reconnections

被引：0
|
作者：
Kukimoto, Yuji [1 ]
Fujita, Masahiro [1 ]
Brayton, Robert K. [1 ]
机构：
[1] Univ of California, Berkeley, United States
来源：
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems | 1994年
关键词：
9;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：632 / 637
相关论文
共 50 条
  • [1] Designing Combinational Circuits with an Evolutionary Algorithm Based on the Repair Technique
    Liang, Houjun
    Luo, Wenjian
    Li, Zhifang
    Wang, Xufa
    EVOLVABLE SYSTEMS: FROM BIOLOGY TO HARDWARE, 2010, 6274 : 193 - 201
  • [2] Design of Ternary Logic Combinational Circuits Based on Quantum Dot Gate FETs
    Karmakar, Supriya
    Chandy, John A.
    Jain, Faquir C.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (05) : 793 - 806
  • [3] Majority gate based design for combinational quantum cellular automata (QCA) circuits
    Rai, Suresh
    PROCEEDINGS OF THE 40TH SOUTHEASTERN SYMPOSIUM ON SYSTEM THEORY, 2008, : 222 - 224
  • [4] DIAGNOSIS OF SINGLE-GATE FAILURES IN COMBINATIONAL CIRCUITS
    HORNBUCKLE, GD
    SPANN, RN
    IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (03) : 216 - +
  • [5] A class-based clustering static compaction technique for combinational circuits
    El-Maleh, AH
    Osais, YE
    16TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2004, : 522 - 525
  • [6] Design of Parity Preserving Combinational circuits using Reversible Gate
    Sasamal, Trailokya Nath
    Mohan, Anand
    Singh, Ashutosh Kumar
    PROCEEDINGS ON 2016 2ND INTERNATIONAL CONFERENCE ON NEXT GENERATION COMPUTING TECHNOLOGIES (NGCT), 2016, : 631 - 638
  • [7] TESTING FOR FLOATING GATE FAULTS IN CMOS COMBINATIONAL-CIRCUITS
    ISMAEEL, AA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (05) : 875 - 884
  • [8] Design Methodology for Multiple Output Combinational Circuits Using Cyclic Combinational Technique
    Kumar, Vinay
    Dandapat, Anup
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (12)
  • [9] Double Modular Redundancy (DMR) Based Fault Tolerance Technique for Combinational Circuits
    Sheikh, Ahmad T.
    El-Maleh, Aiman H.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2018, 27 (06)
  • [10] An efficient test relaxation technique for combinational circuits based on critical path tracing
    El-Maleh, A
    Al-Suwaiyan, A
    ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, 2002, : 461 - 465
12345