共 50 条
- [32] A survey of leakage reduction techniques in CMOS digital circuits for nanoscale regime Australian Journal of Electrical and Electronics Engineering, 2021, 18 (04): : 217 - 236
- [33] Analysis and Comparison of Leakage Power Reduction Techniques for VLSI Design 2021 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2021,
- [34] A Review on Leakage Current in Low Power Nanoscale VLSI Technology: Challenges and Solution JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2019, 14 (04): : 273 - 286
- [35] Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, 1998, : 239 - 244
- [36] A Novel Leakage Power Reduction Technique for Nano-Scaled CMOS Digital Integrated Circuits PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 268 - 274
- [37] Arithmetic reduction of the static power consumption in nanoscale CMOS 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 656 - 659
- [39] Low Leakage Charge Recycling Power Gating Structure for CMOS VLSI Circuits INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2015, 45 (01): : 66 - 72