Efficient FPGA implementation of bit-stream multipliers

被引：6

作者：

Ng, C. W. ^{[1
]}

Wong, N. ^{[1
]}

Ng, T. S. ^{[1
]}

机构：

[1] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China

来源：

ELECTRONICS LETTERS | 2007年 / 43卷 / 09期

关键词：

D O I：

10.1049/el:20070293

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A four-input adder structure for the FPGA implementation of a sigma-delta bit-stream multiplier is proposed. Conventional bit-stream multiplier implementations involve two-input adder circuits. It is shown that the four-input adder structure is more resource-efficient (over 40% hardware savings) and faster (over 20% higher clock frequency) when implemented using state-of-the-art FPGA architecture featuring six-input look-up tables.

引用

页码：496 / 497

页数：2

共 50 条

[41] Implementation of multipliers in FPGA structures
Wiatr, K
Jamro, E
INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2001, : 415 - 420
[42] FPGA implementation of multipliers for ECC
Kodali, Ravi Kishore
Gomatam, Prasanth
Boppana, Lakshmi
PROCEEDINGS ON 2014 2ND INTERNATIONAL CONFERENCE ON EMERGING TECHNOLOGY TRENDS IN ELECTRONICS, COMMUNICATION AND NETWORKING (ET2ECN), 2014,
[43] Deterministic generation of a bit-stream of single-photon pulses
Law, CK
Kimble, HJ
JOURNAL OF MODERN OPTICS, 1997, 44 (11-12) : 2067 - 2074
[44] Fuzzy-logic using Unary Bit-Stream Processing
Jalilvand, Amir Hossein
Najafi, M. Hassan
Fazeli, Mahdi
2020 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2020,
[45] Assurance of Fault-Tolerance in Bit-Stream Computing Converters
Gulin, A. I.
Safyannikov, N. M.
Bureneva, O. I.
Kaydanovich, A. Yu.
PROCEEDINGS OF 2018 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS 2018), 2018,
[46] Quad-level Bit-Stream Signal Processing on FPGAs
Ng, Chiu-Wa
Wong, Ngai
So, Hayden Kwok-Hay
Ng, Tung-Sang
PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 309 - 312
[47] Bit-stream signal processing and its application to communication systems
Fujisaka, H
Kurata, R
Sakamoto, M
Morisue, M
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2002, 149 (03): : 159 - 166
[48] EMERGENT ACTIVATION FUNCTIONS FROM A STOCHASTIC BIT-STREAM NEURON
VANDAALEN, M
KOSEL, T
JEAVONS, P
SHAWETAYLOR, J
ELECTRONICS LETTERS, 1994, 30 (04) : 331 - 333
[49] Efficient FPGA implementation of complex multipliers using the logarithmic number system
Kong, Man Yan
Langlois, J. M. Pierre
Al-Khalili, Dhamin
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 3154 - +
[50] Efficient FPGA Implementation of Binary Field Multipliers Based on Irreducible Trinomials
Imana, Jose L.
PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 222 - 222

← 1 2 3 4 5 →