Efficient FPGA implementation of bit-stream multipliers

被引：6

作者：

Ng, C. W. ^{[1
]}

Wong, N. ^{[1
]}

Ng, T. S. ^{[1
]}

机构：

[1] Univ Hong Kong, Dept Elect & Elect Engn, Hong Kong, Hong Kong, Peoples R China

来源：

ELECTRONICS LETTERS | 2007年 / 43卷 / 09期

关键词：

D O I：

10.1049/el:20070293

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A four-input adder structure for the FPGA implementation of a sigma-delta bit-stream multiplier is proposed. Conventional bit-stream multiplier implementations involve two-input adder circuits. It is shown that the four-input adder structure is more resource-efficient (over 40% hardware savings) and faster (over 20% higher clock frequency) when implemented using state-of-the-art FPGA architecture featuring six-input look-up tables.

引用

页码：496 / 497

页数：2

共 50 条

[31] Bit-Stream Functional Converters for Decentralized Sensor Systems
Safyannikov, Nikolay
Bureneva, Olga
2020 9TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO), 2020, : 632 - 635
[32] Power Aware Decoding of a Scalable Video bit-stream
Sultan, Shakeel
Ahsan, Fakhar
Khan, Nadeem
Khan, Ahmed Majeed
PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON PERFORMANCE EVALUATION OF COMPUTER AND TELECOMMUNICATION SYSTEMS, 2009, 41 (04): : 125 - +
[33] Parallel bit-stream neurohardware for blind separation of sources
Fanghanel, K
Kollmann, K
Zeidler, HC
Plessmann, R
Riemschneider, KR
1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 4149 - 4152
[34] Bit-Stream Control of Three Phase Reversible Rectifiers
Bradshaw, Jonathan
Madawala, Udaya
Patel, Nitish
2009 IEEE ENERGY CONVERSION CONGRESS AND EXPOSITION, VOLS 1-6, 2009, : 3037 - 3043
[35] A stochastic pulse bit-stream with high accurate multiplication
Pham, CK
Fukuda, M
2004 47TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, CONFERENCE PROCEEDINGS, 2004, : 93 - 96
[36] BIT-STREAM REWRITING FOR SVC-TO-AVC CONVERSION
Segall, Andrew
Zhao, Jie
2008 15TH IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING, VOLS 1-5, 2008, : 2776 - 2779
[37] 4 GHz bit-stream adder based on ∑△ modulation
梁勇
王志功
孟桥
郭晓丹
半导体学报, 2010, 31 (08) : 104 - 107
[38] Robustness of bit-stream based features for speaker verification
Moreno-Daniel, A
Juang, BH
Nolazco-Flores, JA
2005 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1-5: SPEECH PROCESSING, 2005, : 749 - 752
[39] Functional Processing of Delta-Sigma Bit-Stream
Kosheleva, Olga
Kreinovich, Vladik
JOURNAL OF INTELLIGENT & FUZZY SYSTEMS, 2021, 40 (05) : 10328 - 10329
[40] Low-Cost and Highly-Efficient Bit-Stream Generator for Stochastic Computing Division
Moghadam, Mehran Shoushtari
Aygun, Sercan
Asadi, Sina
Najafi, M. Hassan
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2024, 23 : 195 - 202

← 1 2 3 4 5 →